System for minimizing initiator processor interrupts by protocol

Details System for minimizing initiator processor interrupts by protocol System for minimizing initiator processor interrupts by protocol

1989-03-08

1992-07-07

Hecker, Stuart N.

Boots, shoes, and leggings

364DIG1, G06E 1324

Patent

active

051290723

ABSTRACT:
In a computer system employing a common bus that is shared by an initiator and a plurality of targets, there is provided a method and apparatus that prevents data stored in a buffer, when one of the targets temporarily suspends a data transfer with the initiator, from being overwritten, while simultaneously minimizing the number of interrupts that must be employed to effect the data transfer. According to the disclosed invention, the initiator is interrupted by a second target only after the transfer of data from the initiator to a first target has been temporarily suspended, and only after the second target has reselected the bus. After the second target has reselected the bus, data read from the second target and transferred to the initiator is stored in a synchronous stack in the initiator to prevent any data remaining in the buffer from being overwritten. Data stored in the buffer is then stored in a predetermined location, such as RAM, in the initiator so that the data stored in the synchronous stack can be transferred to the buffer without loss of data.

REFERENCES:
patent: 4393445 (1983-07-01), Milligan et al.
patent: 4443850 (1984-04-01), Harris
patent: 4561051 (1985-12-01), Rodman et al.
patent: 4602327 (1986-07-01), LaViolette et al.
patent: 4644463 (1987-02-01), Hotchkin et al.
patent: 4754399 (1988-06-01), Yamamoto et al.
patent: 4783730 (1988-11-01), Fischer
patent: 4812973 (1989-03-01), Kinoshita
patent: 4823312 (1989-04-01), Michael et al.
patent: 4864532 (1989-09-01), Reeve et al.
patent: 4864533 (1989-09-01), Hanada

Affiliated with

Also associated with

Rating

System for minimizing initiator processor interrupts by protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for minimizing initiator processor interrupts by protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for minimizing initiator processor interrupts by protocol will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1836724