Static random access memory cell using a P/N-MOS transistors

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

357 237, 357 42, H01L 2978

Patent

active

051287315

ABSTRACT:
A P/N-MOS transistor having source and drain of opposite semiconductor types is provided. One embodiment of the P/N-MOS transistor has turn-off characteristic similar to a PMOS transistor, and turn-on characteristic similar to a PMOS transistor connected in series with a p-n junction diode. An application of the P/N-MOS transistor is provided in a static random access memory (SRAM) cell. This SRAM cell has density advantage over SRAM cells using polysilicon PMOS transistors as active transistors.

REFERENCES:
patent: 4458261 (1984-07-01), Omura
patent: 4555721 (1985-11-01), Bansal et al.
patent: 4656731 (1987-04-01), Lam et al.
patent: 4772927 (1988-09-01), Saito et al.
patent: 4882295 (1989-11-01), Czubatyj et al.
IEEE Transaction on Electron Devices, vol. ED-32, No. 2, Feb. 1985, "Characteristics and Three-Dimensional Integration of MOSFET's in Small-Gain LPCVD Polycrystalline Silicon" by Malhi et al.
H. Shichiojo, et al., "Polysilicon Transistors in VLSI MOS Memories," IEDM pp. 228-231, 1984.
T. Yamanaka et al., "A 25 UM2 New Poly-Si PMOS Load (PPL) SRAM Cell having Excellent Soft Error Immunity," IEDM, pp. 48-51, 1984.
M. Ando et al., "A 0.1-uA Standby Current, Ground-Bounce-Immune 1-Mbit CMOS SRAM," IEEE Journal of Solid-State Circuits, vol. 24, No. 6, Dec. 89, pp. 1708-1713.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Static random access memory cell using a P/N-MOS transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Static random access memory cell using a P/N-MOS transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static random access memory cell using a P/N-MOS transistors will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1833011

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.