Process for attaching large area silicon-backed chips to gold-co

Details Process for attaching large area silicon-backed chips to gold-co Process for attaching large area silicon-backed chips to gold-co

1990-02-02

1992-02-18

Chaudhuri, Olik

Fishing, trapping, and vermin destroying

428620, 228179, 228181, 148DIG62, 29843, 437212, H01L 236

Patent

active

050894390

ABSTRACT:
A method for eutectically attaching a silicon chip to a gold-coated substrate. Prior to heating and scrubbing of the silicon chip against the gold surface, a gold lattice structure is placed between the silicon chip bottom surface and the gold surface. The gold lattice structure contacts the silicon chip bottom surface over an area equal to less than ten percent of the total surface area of the chip bottom surface. The point source contact between the gold lattice and silicon chip promotes formation of the gold/silicon eutectic alloy at temperatures of between 400.degree. to 475.degree. C. The gold/silicon eutectic alloy spreads between the silicon chip bottom surface and gold top surface to provide eutectic bonding. The method is especially useful in bonding relatively large silicon chips or dies to gold-coated substrates wherein the bottom surface or back side of the chip is not coated with a protective metal layer.

REFERENCES:
patent: 3793064 (1974-02-01), Budd et al.
patent: 4810671 (1989-03-01), Bhattacharyya et al.

Affiliated with

Also associated with

Rating

Process for attaching large area silicon-backed chips to gold-co does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for attaching large area silicon-backed chips to gold-co, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for attaching large area silicon-backed chips to gold-co will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1823329