Status flag handling in a digital data processing system

Details Status flag handling in a digital data processing system Status flag handling in a digital data processing system

1986-07-29

1989-01-31

Heckler, Thomas M.

Boots, shoes, and leggings

3072471, G06F 1130, H03K 1756

Patent

active

048020893

ABSTRACT:
Status flag handling method and apparatus for use in a digital data processing system provide error-resistant operation and simplicity. Two storage elements comprising one bit of a status register are operated such that: a reset places both elements in first predetermined states; a set flag operation places both elements in second predetermined states; a read flag operation alters the state of the second storage element; and a clear flag alters the state of the first storage element if and only if the state of the second storage element has previously been altered by a read flag operation. The flag output corresponds to the state of the first storage element. When implemented with single instructions, inadvertant flag negation and errors due to intervening interrupts are avoided. The read flag operation temporarily disables the set flag mechanism, protecting against setting the flag during a read operation. The flag is always read as asserted prior to being negated.

REFERENCES:
patent: 3979732 (1976-09-01), Hepworth et al.

Affiliated with

Also associated with

Rating

Status flag handling in a digital data processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Status flag handling in a digital data processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Status flag handling in a digital data processing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-182037