Schematic design entry with annotated timing

Details Schematic design entry with annotated timing Schematic design entry with annotated timing

1997-09-26

1999-09-07

Teska, Kevin J.

Boots, shoes, and leggings

364489, G06F 1750

Patent

active

059496908

ABSTRACT:
The invention provides to the user a way of ascertaining the estimated delay through a circuit, by placing a timing attribute on the schematic symbol for the circuit that automatically displays the estimated delay. Reported delays may include maximum delay, typical delay, and/or minimum delay on the critical path. In a first embodiment, the schematic entry software consults a macro speeds file to obtain delay information for the macro. In a second embodiment, the macro delay information is added to the standard device speeds file. In a third embodiment, the symbol file (or other file) for the macro includes a formula for the critical path delay through the macro, based on the delays in the standard device speeds file. The schematic entry software therefore uses the standard device speeds file to calculate the macro delay. According to a second aspect of the invention, schematic-entry software accepts pointer-driven (e.g., mouse-driven) input designating starting and ending points on a path, and reports the path delay between these points. According to a third aspect of the invention, schematic-entry software accepts pointer-driven input designating a group of schematic symbols and reports the path delay on the critical paths through the circuit comprising the designated symbols.

REFERENCES:
patent: 4855726 (1989-08-01), Nishio
patent: 4970664 (1990-11-01), Kaiser et al.
patent: 5095454 (1992-03-01), Huang
patent: 5150308 (1992-09-01), Hooper et al.
patent: 5155836 (1992-10-01), Jordan et al.
patent: 5197016 (1993-03-01), Sugimoto et al.
patent: 5220512 (1993-06-01), Watkins et al.
patent: 5446675 (1995-08-01), Yoshimura
patent: 5461576 (1995-10-01), Tsay et al.
patent: 5544067 (1996-08-01), Rostoker et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5576979 (1996-11-01), Lewis et al.
patent: 5594657 (1997-01-01), Cantone et al.
patent: 5610828 (1997-03-01), Kodosky et al.
patent: 5623418 (1997-04-01), Rostoker et al.
patent: 5673198 (1997-09-01), Lawman
patent: 5721959 (1998-02-01), Nakamura et al.
patent: 5754442 (1998-05-01), Minagawa et al.
"The Programmable Logic Data Book", published in Sep., 1996 by Xilinx, Inc. and available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
The Programmable Logic Data Book, "XC4000E Switching Characteristics Guidelines", pp. 4-85, published in Sep., 1996, by Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
Xilinx Application Note XAPP018 entitled, "Estimating the Performance of XC4000E Adders and Counters", (Version 2.0), published Jul. 4, 1996, pp. 1-4, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
"XACT Viewlogic Interface User Guide", published Apr., 1994, pp. 15-39 to 15-43, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.

Affiliated with

Also associated with

Rating

Schematic design entry with annotated timing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Schematic design entry with annotated timing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Schematic design entry with annotated timing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1810778