Method and system for efficient register sorting for three dimen

Details Method and system for efficient register sorting for three dimen Method and system for efficient register sorting for three dimen

1997-03-31

1999-09-07

Nguyen, Phu K.

Computer graphics processing and selective visual display system

Computer graphics processing

Three-dimension

G09G 116

Patent

active

059494212

ABSTRACT:
A polygon vertex sorting circuit for a three dimensional graphics computer system. The system of the present invention includes a swap configuration circuit coupled to receive a plurality of vertex address corresponding to a plurality of vertices of a polygon. The swap configuration circuit is coupled to an address input bus to receive the plurality of vertex addresses. An address output interface circuit is coupled to the swap configuration circuit. The address output interface circuit interfaces the output of the swap configuration circuit with an address output bus. A control circuit is coupled to the swap configuration circuit and the output interface circuit. The control circuit sorts the plurality of vertices by configuring the swap configuration circuit and the address output interface circuit to output a swapped vertex address via the address output bus in response to receiving one of the plurality of vertex addresses via the address input bus.

REFERENCES:
patent: 4583185 (1986-04-01), Heartz et al.
patent: 4586038 (1986-04-01), Sims
patent: 4692880 (1987-09-01), Merz et al.
patent: 4714428 (1987-12-01), Bunker et al.
patent: 4715005 (1987-12-01), Heartz
patent: 4727365 (1988-02-01), Bunker et al.
patent: 4811245 (1989-03-01), Bunker et al.
patent: 4821212 (1989-04-01), Heartz
patent: 4825391 (1989-04-01), Merz
patent: 4855937 (1989-08-01), Heartz
patent: 4862388 (1989-08-01), Bunker
patent: 4905164 (1990-02-01), Chandler et al.
patent: 4958305 (1990-09-01), Piazza
patent: 4965745 (1990-10-01), Economy et al.
patent: 5126726 (1992-06-01), Howard et al.
patent: 5187754 (1993-02-01), Currin et al.
patent: 5191642 (1993-03-01), Quick et al.
patent: 5268996 (1993-12-01), Steiner et al.
patent: 5293467 (1994-03-01), Buchner et al.
patent: 5357579 (1994-10-01), Buchner et al.
patent: 5367615 (1994-11-01), Economy et al.
patent: 5420970 (1995-05-01), Steiner et al.

Affiliated with

Also associated with

Rating

Method and system for efficient register sorting for three dimen does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for efficient register sorting for three dimen, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for efficient register sorting for three dimen will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1808688