Vector data processing system for indirect address instructions

Details Vector data processing system for indirect address instructions Vector data processing system for indirect address instructions

1984-09-26

1987-05-12

Williams, Archie E.

Boots, shoes, and leggings

364736, G06F 918

Patent

active

046654798

ABSTRACT:
A vector data processing system includes at least an A-access pipeline (27) and a B-access pipeline (28) between a main storage unit (4) and vector registers (21). Associated with the A-access pipeline (27) are a write port (WA) and a read port (RA) selectively connected to the vector registers (21). Associated with the B-access pipeline (28) are a write port (WB) and a read port (RB) selectively connected to the vector registers (21). An additional read port (IA) is linked between the read port (RB) of the B-access pipeline (28) and the address input side of the A-access pipeline (27). When an indirect address load/store instruction is carried out for the A-access pipeline (27), an indirect address is generated from the vector registers (21) via the read port (RB) of the B-access pipeline (28) and the additional read port (IA).

REFERENCES:
patent: 3541516 (1970-11-01), Senzig
patent: 4435765 (1984-03-01), Uchida et al.

Affiliated with

Also associated with

Rating

Vector data processing system for indirect address instructions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vector data processing system for indirect address instructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vector data processing system for indirect address instructions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1805716