Computer graphics processing and selective visual display system – Display peripheral interface input device – Light pen for fluid matrix display panel
Patent
1995-04-27
1997-12-23
Hjerpe, Richard
Computer graphics processing and selective visual display system
Display peripheral interface input device
Light pen for fluid matrix display panel
345190, 345200, 345201, G09G 536
Patent
active
057011443
ABSTRACT:
An image register for a graphics display includes a pair of static random access memory (SRAM) devices for respectively storing image data associated with even numbered and odd numbered pixels, which correspond to even numbered and odd numbered addresses. The register includes a counter presettable to an initial value corresponding to a starting address of the stored image data. When the counter outputs an even address (an even state), the even SRAM is enabled for a write operation if an input layer code has a higher priority than the priority of the layer code for the image data stored in the even SRAM, although the odd SRAM is always enabled for a read operation in the even state. The read and write operations occur simultaneously. During the read operation on the odd SRAM, the layer code portion of the image data retrieved therefrom is latched in an associated buffer, whose output is fed to an associated comparator. When the counter is incremented during the next clock cycle, the counter outputs an odd address (an odd state), wherein the odd SRAM is enabled for a write operation if an input layer code has a higher priority than the priority of the retrieved layer code buffered from the prior cycle, although the even SRAM is always enabled for a read operation in the odd state. Both operations occur simultaneously. In both the even and odd states, if the priority of the input layer code is not higher than the priority of the layer code associated with the current image data, the original image data is retained in the even and odd SEAMs, respectively.
REFERENCES:
patent: 4317114 (1982-02-01), Walker
patent: 4910683 (1990-03-01), Bishop et al.
patent: 4924432 (1990-05-01), Asai et al.
patent: 5036475 (1991-07-01), Ueda
patent: 5530798 (1996-06-01), Chu et al.
Hjerpe Richard
Osorio Ricardo
United Microelectronics Corporation
LandOfFree
High-speed image register for graphics display does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed image register for graphics display, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed image register for graphics display will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1804940