Data processing system

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 936

Patent

active

043744109

ABSTRACT:
In a data processing system in which a data processing unit has an M-bit address register and is connected via an N-bit address bus with a memory (where N<M<2n), the content of the address register is sent out on the address bus in two stages. Namely, high-order N bits of the address register are sent out first, and low-order N-bits are sent out next. One of the bits of the address register is sent out twice by the first and second sending-out operations. The system includes, in combination, various gates and a multiplexer to accomplish data transfer selectively for both virtual memory and real memory operation.

REFERENCES:
patent: 3693165 (1972-09-01), Reiley et al.
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 3969706 (1976-07-01), Proebsting et al.
patent: 4037209 (1977-07-01), Nakajima et al.
patent: 4057848 (1977-11-01), Hayashi
patent: 4128875 (1978-12-01), Thurber et al.
patent: 4130870 (1978-12-01), Schneider
patent: 4145738 (1979-03-01), Inoue et al.
patent: 4155119 (1979-05-01), De Ward et al.
patent: 4163280 (1979-07-01), Mori et al.
patent: 4188662 (1980-02-01), Ishibashi

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Data processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1804098

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.