Excavating
Patent
1995-12-20
1998-02-17
Beausoliel, Jr., Robert W.
Excavating
371 671, 39518204, 39518505, G06F 1100
Patent
active
057198896
ABSTRACT:
A programmable parity circuit for a memory array includes at least one programmably selectable set of inputs arranged such that the circuit can be programmably configured to perform odd or even parity operations for data stored or to be stored in the memory array or to alternatively perform non-parity bit-wise comparisons for circuits outside the memory array. Provision is made for a variety of routing configurations.
REFERENCES:
patent: 4271521 (1981-06-01), Mahmood
patent: 4580265 (1986-04-01), Gooding et al.
patent: 4675849 (1987-06-01), Kinoshita
patent: 4774712 (1988-09-01), Lewis
patent: 5055712 (1991-10-01), Hawley et al.
patent: 5088092 (1992-02-01), Jeppesen, III et al.
patent: 5291445 (1994-03-01), Miyaoka et al.
patent: 5384738 (1995-01-01), Miyaoka et al.
patent: 5402430 (1995-03-01), Asai et al.
patent: 5406519 (1995-04-01), Ha
patent: 5408434 (1995-04-01), Stansfield
patent: 5414377 (1995-05-01), Freidin
S. J.Hong, et al., "Array Logic Implementation of Decoder Check", IBM Technical Disclosure Bulletin, vol. 14, No. 8, Jan. 1972, p. 2362.
J. W. Jones, "Shared Macros and Facilities In Programmable Logic Arrays", IBM Technical Disclosure Bulletin, vol. 18, No. 3, Aug. 1975, pp. 823-825.
Beausoliel, Jr. Robert W.
International Business Machines - Corporation
Murray Susan M.
Tu Trinh L.
LandOfFree
Programmable parity checking and comparison circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable parity checking and comparison circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable parity checking and comparison circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1789950