Flash EEPROM system

Details Flash EEPROM system Flash EEPROM system

1995-03-21

1998-02-17

Popek, Joseph A.

Static information storage and retrieval

Floating gate

Particular biasing

36518522, 36518529, G11C 1134

Patent

active

057198080

ABSTRACT:
A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.

REFERENCES:
patent: 3895360 (1975-07-01), Cricchi et al.
patent: 3898632 (1975-08-01), Spencer, Jr.
patent: 3906455 (1975-09-01), Houston et al.
patent: 3914750 (1975-10-01), Hadden, Jr.
patent: 4005389 (1977-01-01), Penzel
patent: 4044339 (1977-08-01), Berg
patent: 4058799 (1977-11-01), George et al.
patent: 4064405 (1977-12-01), Cricchi et al.
patent: 4090258 (1978-05-01), Cricchi
patent: 4099069 (1978-07-01), Cricchi et al.
patent: 4115850 (1978-09-01), Houston et al.
patent: 4130890 (1978-12-01), Adam
patent: 4141081 (1979-02-01), Horne et al.
patent: 4193128 (1980-03-01), Brewer
patent: 4241424 (1980-12-01), Dickson et al.
patent: 4412309 (1983-10-01), Kuo
patent: 4428047 (1984-01-01), Hayn et al.
patent: 4433387 (1984-02-01), Dyer et al.
patent: 4449203 (1984-05-01), Adlhoch
patent: 4451905 (1984-05-01), Moyer
patent: 4460982 (1984-07-01), Gee et al.
patent: 4468729 (1984-08-01), Schwartz
patent: 4521852 (1985-06-01), Guttag
patent: 4521853 (1985-06-01), Guttag
patent: 4527257 (1985-07-01), Cricchi
patent: 4642798 (1987-02-01), Rao
patent: 4685084 (1987-08-01), Canepa
patent: 4752871 (1988-06-01), Sparks et al.
patent: 4758986 (1988-07-01), Kuo
patent: 4758988 (1988-07-01), Kuo
patent: 4763305 (1988-08-01), Kuo
patent: 4780855 (1988-10-01), Iida et al.
patent: 4796235 (1989-01-01), Sparks et al.
patent: 4805151 (1989-02-01), Terada et al.
patent: 4811293 (1989-03-01), Knothe et al.
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 4821240 (1989-04-01), Nakamura et al.
patent: 4839705 (1989-06-01), Tigelaar et al.
patent: 4841482 (1989-06-01), Kreifels et al.
patent: 4860228 (1989-08-01), Carroll
patent: 4860261 (1989-08-01), Kreifels et al.
patent: 4860262 (1989-08-01), Chiu
patent: 4878203 (1989-10-01), Arakawa
patent: 4882642 (1989-11-01), Tayler et al.
patent: 4887234 (1989-12-01), Iijima
patent: 4920478 (1990-04-01), Furuya et al.
patent: 4931997 (1990-06-01), Mitsuishi et al.
patent: 4933906 (1990-06-01), Terada et al.
patent: 4939690 (1990-07-01), Momodomi et al.
patent: 4949309 (1990-08-01), Rao
patent: 4953129 (1990-08-01), Kobayashi et al.
patent: 4970692 (1990-11-01), Ali et al.
patent: 5033023 (1991-07-01), Hsia et al.
patent: 5036460 (1991-07-01), Takahira et al.
patent: 5043940 (1991-08-01), Harari
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5084843 (1992-01-01), Mitsuishi et al.
patent: 5168465 (1992-12-01), Harari
patent: 5268870 (1993-12-01), Harari
patent: 5418752 (1995-05-01), Harari et al.
J.E. Brewer et al., "Block-Oriented Random Access MNOS Memory," National Computer Conference and Exposition, Chicago, May 6-10, 1974, AFIPS Conference Proceedings, vol. 43.
J.E. Brewer et al., "Low Cost MNOS BORAM," Proceedings of IEEE National Aerospace Electronics Conference, NAECON '77, May 17-19, 1977.
J.R. Cricchi et al., "Nonvolitile Block-Oriented RAM," IEEE International Solid-State Circuits Conference, Feb. 13-15, 1974, Digest of Technical Papers.
Raul-Adrian Cernea et al., "A 1Mb Flash EEPROM," 1989 IEEE International Solid-State Circuits Conference.
Kenneth L. Short, "Microprocessors and Programmed Logic," second edition. Ch. 13.2.2 Electrically Erasable Programmable Read Only Memory, EEPROM Prentice Hall International, 1987.
Michael D. Fitzpatrick et al., "MNOS/SOS Memory Using High-Voltage Depletion-Mode CMOS Logic".
J.R. Cricchi et al., "The Drain-Source Protected MNOS Memory Device and Memory Endurance," IEDM Technical Digest, 1973.
Virgil Kynett et al., "An In-System Reprogrammable 32K.times.8 CMOS Flash Memory," IEEE J. Solid-State Circuits, vol. 23, No. 5, Oct., 1988.
Denny Cormier, "Erasable/Programmable Solid-State Memories," EDN, pp. 145-154, Nov. 14, 1985.
Colin S. Bill, et al.; A Temperature- and Process- Tolerant 64K EEPROM, 1985, pp. 979-985.
Intel Corporation, 27F256 256K (32K.times.8) CMOS Flash Memory, Data Sheet, May 1988, pp. 1-21.
SEEQ Technology Incorp., 48F512 512K Flash EEPROM--Preliminary Data Sheet, Oct. 1988, pp. 2-1--2-24.
Wilson, "1-Mbit flash memories seek their role in system design," Computer Design, (Mar. 1, 1989) pp. 30 and 32.

Affiliated with

Also associated with

Rating

Flash EEPROM system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash EEPROM system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash EEPROM system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1789304