Coded data generation or conversion – Analog to or from digital conversion – Increasing converter resolution
Patent
1996-10-23
1998-02-17
Gaffin, Jeffrey A.
Coded data generation or conversion
Analog to or from digital conversion
Increasing converter resolution
341110, 341118, H03M 100, H03M 106
Patent
active
057195722
ABSTRACT:
A delta-sigma analog/digital converter is provided for operating in the analog domain to generate a digital value that is to be processed by a digital signal processor (DSP) (26) to provide on the output a digital output. Each data node in each processing element in the DSP (26) is mirrored by the way of a corresponding data node in the mirror circuit (36). This results in the addition of noise via a noise adder (28) such that each data node in the main portion of the DSP (26) that can draw current from the power supply during a transition will have a corresponding complement node in the mirror circuit (36). Each data node in the mirror circuit will add noise via a transition drawing current from the power supply whenever the transition does not occur at the corresponding data node in the main portion of the DSP (26). Therefore, di/dt noise will be added for each cycle, regardless of the data pattern. This is effected by insuring that, for each data cycle, each data node undergoes a positive and a negative transition. By using a return-to-zero data stream, i.e., inserting a zero in each cycle at each data node, a positive transition and a negative transition can be insured during each data cycle.
REFERENCES:
patent: 4186384 (1980-01-01), Acker
patent: 4227185 (1980-10-01), Kronlage
patent: 4439756 (1984-03-01), Shenoi et al.
patent: 4495591 (1985-01-01), Loomis, Jr.
patent: 4509037 (1985-04-01), Harris
patent: 4746899 (1988-05-01), Swanson et al.
patent: 4899150 (1990-02-01), Iwamatsu
patent: 4972436 (1990-11-01), Halim et al.
patent: 4999632 (1991-03-01), Parks
patent: 5012178 (1991-04-01), Weiss et al.
patent: 5012244 (1991-04-01), Wellard et al.
patent: 5027120 (1991-06-01), Thurston
patent: 5039989 (1991-08-01), Welland, et al.
patent: 5061925 (1991-10-01), Sooch et al.
patent: 5079550 (1992-01-01), Sooch et al.
patent: 5084702 (1992-01-01), Ribner
patent: 5148166 (1992-09-01), Ribner
patent: 5148167 (1992-09-01), Ribner
patent: 5150120 (1992-09-01), Yunus
patent: 5196853 (1993-03-01), Abbiate et al.
patent: 5245344 (1993-09-01), Sooch
patent: 5311549 (1994-05-01), Mahieux
patent: 5313205 (1994-05-01), Wilson
patent: 5323157 (1994-06-01), Ledzius et al.
patent: 5351050 (1994-09-01), Thompson et al.
patent: 5363101 (1994-11-01), Ueki
patent: 5369404 (1994-11-01), Galton
patent: 5416481 (1995-05-01), Chen
patent: 5493297 (1996-02-01), Nguyen et al.
patent: 5528239 (1996-06-01), Swanson et al.
"A Monolithic 20-b Delta-Sigma A/D Converter", Bruce P. DelSignore, Donald A. Kert, Navdeept S. Sooch and Eric J. Swanson, IEEE Journal of Solid State Circuits, vol. 25, No. 6, Dec. 1990.
"Design and Implementation of an Audio 18-bit Analog-to-Digital Converter Using Oversampling Techniques", Robert W. Adams, J. Audio Eng. Soc., vol. 34, pp. 153-156, Mar. 1986.
"Transmission Systems for Communications", AT&T Bell Laboratories, Copyright 1959, 1964, 1970 1982.
"Digitally Corrected Multi-Bit.SIGMA..increment.Data Converters", T. Cataltepe, A.R. Kramer, L.E. Larson, G.C. Temes and R.H. Walden, IEEE Proc., ISCAS'89, pp. 647-650, May 1989.
"A Noise-Shaping Coder Topology for 15+Bit Converters", L. Richard Carley, IEEE J. Solid State Circuits, vol.SC-24, pp. 267-273, Apr. 1989.
Cirrus Logic Inc.
Gaffin Jeffrey A.
Howison Gregory M.
Jean-Pierre Peguy
Violette J. P.
LandOfFree
Digital signal processor with reduced pattern dependent noise does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital signal processor with reduced pattern dependent noise, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal processor with reduced pattern dependent noise will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1787441