Semiconductor memory

Static information storage and retrieval – Interconnection arrangements

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365 51, 365149, 36523003, G11C 1124

Patent

active

054635772

ABSTRACT:
There is provided a semiconductor memory having a reduced power consumption in data access and a high access speed in a NAND cell array scheme in which a memory cell unit is constituted by cascade-connecting a plurality of memory cells with each other. A memory cell array is divided into a plurality of sub-arrays, and the divided sub-arrays are selectively activated, thereby decreasing the capacitances of the word lines, register word lines, bit lines, and the like which are charged/discharged in data access.

REFERENCES:
patent: 5309393 (1994-05-01), Sakata et al.
patent: 5317540 (1994-05-01), Furuyama
patent: 5341326 (1994-08-01), Takase et al.
patent: 5369612 (1994-11-01), Furuyama
ISSCC 93/Session 3/Non-Volatile, Dynamic, and Experimental Memories/Paper WP 3.5 1993 Feb. 24; T. Sugibayashi, et al.; pp. 50-51; "A 30ns 256Mb DRAM with Multi-Divided Array St Structure".
ISSCC 93/Session 3/Non-Volatile, Dynamic, and Experimental Memories/paper WP 3.3 1993 Feb. 24; T. Hasegawa, et al.; "An Experimental DRAM with a NAND-Structured Cell" pp. 46-47.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1778727

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.