Boots – shoes – and leggings
Patent
1993-06-30
1995-10-31
Trans, Vincent N.
Boots, shoes, and leggings
364488, G06F 1750
Patent
active
054635616
ABSTRACT:
A method for determining whether multiple representations of a design of a circuit are consistent with each other, where the circuit includes multiple devices with channels for conducting electrical current. Each representations includes a list of device elements that describe the devices and node elements that describe the nodes which interconnect the devices. The method includes modifying each of the lists by: (1) analyzing the device elements and the node elements to identify at least one channel connected region of said circuit (where a channel connected region includes the subset of the devices that have channels interconnected by a subset of the nodes), (2) defining, for each channel connected region, a channel connected region element that describes the subset of the devices and the subset of the nodes in the region, and (3) replacing the device elements of each subset of devices and the node elements of each subset of nodes in the lists with the channel connected region elements. Thereafter, the modified lists are compared as a basis for determining whether the representations are consistent with each other.
REFERENCES:
patent: 5231589 (1993-07-01), Itoh et al.
patent: 5243538 (1993-09-01), Okuzawa et al.
patent: 5249133 (1993-09-01), Batra
patent: 5249134 (1993-09-01), Oka
patent: 5257201 (1993-10-01), Berman et al.
Derek L. Beatty et al., "Fast Incremental Circuit Analysis Using Extracted Hierarchy", 25th AMC/IEEE Design Automation Conference, Paper 33.1, pp. 495-500.
D. G. Corneil et al., "A Theoretical Analysis of Various Heuristics for the Graph Isomorphism Problem" SIAM J. Comput., vol. 9, No. 2, May 1980.
D. G. Corneil, "Recent Results on the Graph Isomorphism Problem", Proc. Eighth Manitoba Conference on Numerical Math. and Computing, 1978, pp. 13-31.
Ronald C. Read et al., "The Graph Isomorphism Disease", Journal of Graph Theory, vol. 1 (1977) 339-363.
K. L. Kodandapani et al., "A Wireless Compare Program for Verifying VLSI Layouts", IEEE Design & Test, Jun. 1986, pp. 46-51.
Pradeep Batra et al., "Hcompare: A Hierarchical Netlist Comparison Program", 29th ACM/IEEE Design Automation Conference, Paper 21.1, pp. 299-304.
Carl Ebeling et al., "Validating VLSI Circuit Layout By Wirelist Comparison", Computer Science Department Carnegie-Mellon University, pp. 172-1731.
Digital Equipment Corporation
Trans Vincent N.
LandOfFree
High capacity netlist comparison does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High capacity netlist comparison, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High capacity netlist comparison will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1778443