Boots – shoes – and leggings
Patent
1994-11-14
1997-01-07
Donaghue, Larry D.
Boots, shoes, and leggings
395444, 395395, 364DIG1, 3642474, 3642457, 364228, 3642318, G06F 1582
Patent
active
055926797
ABSTRACT:
The present invention provides a multi-level instruction scheduling system for controlling multiple execution pipes of a distributed data flow (DDF) processor. The multi-level scheduling system includes a simple global instruction scheduler and multiple local instruction schedulers corresponding to the number of execution pipes. The global instruction scheduler is responsible for distributing instructions among the execution pipes. Each local instruction scheduler is only responsible for scheduling its share of distributed instructions and matching the reduced number of instructions with the execution units of the corresponding execution pipe when all its source operands are available. Source operands are garnered in one of three ways. First, the local instruction scheduler ensures that locally generated register operand values are stored in a local register buffer and made available quickly to younger instructions distributed to the execution pipe. Second, when source operand values of the instruction are not available in the local register buffer, an inter-pipe operand request is made to an arbiter. If the operand value(s) is available from another execution pipe, a transfer of the source operand(s) is initiated via an inter-pipe bypass coupling the first and second execution pipes. Third, if the source register operand value(s) cannot be found in any of the other execution pipes, the register operand value(s) is retrieved from a global register file via an inter-pipe bypass. This multiple execution pipe architecture advantageously lends itself to software optimizing techniques such as multi-tasking, system exception/trap handling and speculative execution, e.g., instruction branch prediction techniques.
REFERENCES:
patent: 4594660 (1986-06-01), Guenthner et al.
patent: 5467476 (1995-11-01), Kawaski et al.
patent: 5471633 (1995-11-01), Colwell et al.
patent: 5524262 (1996-06-01), Colwell et al.
Product description of the Thunder Chip entitled "The Thunder SPARC Processor", Hot Chips VI, by Bruce D. Lightner, Aug. 15-16, 1994, pp. 201-210.
Taylor; "A 100 MHz Floating Point/Integer Processor", IEEE, 1990.
Peleg et al; "Future Trends in Microprocessors: Out of Order Execution Speculative Branching and ISC Performance Potential"; 1991; IEEE.
Weiss et al. ( "Instruction Issue Logic for Pipelined SuperComputers") 1984, IEEE.
Donaghue Larry D.
Lim Kang S.
Sun Microsystems Inc.
LandOfFree
Apparatus and method for distributed control in a processor arch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for distributed control in a processor arch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for distributed control in a processor arch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1773808