Integrated data processing system including CPU core and paralle

Details Integrated data processing system including CPU core and paralle Integrated data processing system including CPU core and paralle

1994-05-19

1997-01-07

An, Meng-Ai T.

Boots, shoes, and leggings

364229, 3642292, 364DIG1, 3649483, 36494832, G06F 1300

Patent

active

055926770

ABSTRACT:
An integrated data processing system includes a shared internal bus for transferring both instructions and data. A shared bus interface unit is connected to the shared internal bus and connectable via a shared external bus to a shared external memory array such that instructions and data held in the shared external memory array are transferrable to the shared internal bus via the shared bus interface unit. A general purpose (GP) central processing unit (CPU) is connected to the shared internal bus for retrieving GP instructions. The GP CPU includes an execution unit for executing GP instructions to process data retrieved by the GP CPU from the shared internal bus. A digital signal processor (DSP) module connected to the shared internal bus, the DSP module includes a signal processor for processing an externally-provided digital signal received by the DSP module by executing DSP command-list instructions. Execution of DSP command-list code instructions by the DSP module is independent of and in parallel with execution of GP instructions by the GP CPU. A shared internal memory that holds command-list code instructions and is connected for access by the DSP module for retrieval of command-list code instructions for execution by the DSP module and for access by the GP CPU for storage and retrieval of instructions and data.

REFERENCES:
patent: 3753242 (1973-08-01), Townsend
patent: 4414624 (1983-11-01), Summer, Jr. et al.
patent: 4591977 (1986-05-01), Nissen et al.
patent: 4594651 (1986-06-01), Jaswa et al.
patent: 4641238 (1987-02-01), Kneib
patent: 4691280 (1987-09-01), Bennett
patent: 4799144 (1989-01-01), Parruck et al.
patent: 4860191 (1989-08-01), Nomura et al.
patent: 4991169 (1991-02-01), Davis et al.
patent: 5029204 (1991-07-01), Shenoi et al.
patent: 5036539 (1991-07-01), Wrench, Jr. et al.
patent: 5111530 (1992-05-01), Kataragi et al.
patent: 5200981 (1993-04-01), Carmon
patent: 5204938 (1993-04-01), Skapura et al.
patent: 5208832 (1993-05-01), Greiss
patent: 5245632 (1993-09-01), Greiss et al.
patent: 5269013 (1993-12-01), Amramson et al.
patent: 5291614 (1994-03-01), Baker et al.
patent: 5293586 (1994-03-01), Yamazaki et al.
patent: 5345576 (1994-09-01), Lee et al.
Hanoch, et al., "Functional Design Verification of the NS32FX16", The 17th Convention of Electrical & Electronics Engineers in Israel Proceedings, 1991, Hamaccabiah and Gan, pp. 297-300.
Intrater, et al., "A Superscalar Microprocessor", 17th Convention of Electrical & Electronics Engineers in Israel, Mar. 5, 1991, pp. 267-270.
"Microprocessing and Microprogramming", The Euromicro Journal, vol. 23 (1988), Amsterdam, Netherlands, pp. 221-225.
Neufeld, et al., "A Microprocessor Platform for a Generic Protection System", Proceedings of the 33rd Midwest Symposium on Circuits and Systems, Aug. 12-15, 1990, Calgary, Alberta, Canada, pp. 377-380.
Falik, et al., "NSC's Digital Answering Machines Solution", 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors, Oct. 11, 1992, Cambridge, MA, pp. 132-137.
Ruby B. Lee, "HP Precision: A Spectrum Architecture", 1989, IEEE, pp. 242-251.
David A. Fotland, "Hardware Design of the First HP Precision Architecture Computers", Mar. 1987, Hewlett-Packard Journal, pp. 4-17.
"A pipelined interface for high floating-point performance with precise exceptions"; IEEE Jun. 1988, pp. 77-87; Sorin Iocabovici.
"Application Specific Microprocessor"; IEEE 1990, pp. 351-354, Intrater et al.
"Architecture Considerations for SF-Core Based Microprocessor"; IEEE 1991, pp. 21-23, Shacham et al.
"High performance tax processor"; by National Semiconductor NSFX 16-15/NS 32 FX 16; pp. 1-84, 1990.

Affiliated with

Also associated with

Rating

Integrated data processing system including CPU core and paralle does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated data processing system including CPU core and paralle, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated data processing system including CPU core and paralle will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1773769