Automatic line impedance balancing circuit for computer/telephon

Details Automatic line impedance balancing circuit for computer/telephon Automatic line impedance balancing circuit for computer/telephon

1984-08-23

1986-05-13

Rubinson, Gene Z.

179 2DP, H04M 1100

Patent

active

045888566

ABSTRACT:
A telephone communications interface adapted to provide a data link for receiving and transmitting serial data via FSK modulated carrier signals over telephone lines to a computer. An operational amplifier in a duplexer circuit has a variable impedance feedback circuit, which is automatically adjusted by a computer subroutine to adjust the amplifier gain, so as to compensate for variations in the telephone company line impedance. The gain is adjusted to minimize the amplitude of any transmitted carrier signal, which might appear at the input of the conventional band pass filter for the receiver carrier signal.

REFERENCES:
patent: 2186006 (1940-01-01), Buckingham
patent: 4096362 (1978-06-01), Crawford
patent: 4320498 (1982-03-01), Justice
patent: 4365119 (1982-12-01), Chung et al.

Affiliated with

Also associated with

Rating

Automatic line impedance balancing circuit for computer/telephon does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic line impedance balancing circuit for computer/telephon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic line impedance balancing circuit for computer/telephon will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1771360