System for collecting a specified number of peripheral interrupt

Details System for collecting a specified number of peripheral interrupt System for collecting a specified number of peripheral interrupt

1997-04-24

1999-05-18

Lee, Thomas C.

395733, 395735, 395740, 395741, G06F13/14

Patent

active

059059133

ABSTRACT:
An interrupt mechanism associated with a peripheral devise is connected to a processor by an interrupt driven I/O bus. The mechanism includes an n input System Interrupt Status Register (SISR) which collects up to n different interrupts from the device during a predetermined time period. Gate and timing circuits under control of signals provided by the processor regulate the frequency of the interrupts thus reducing the number of interrupt operations required to service the device.

REFERENCES:
patent: 4159516 (1979-06-01), Henrion et al.
patent: 4247894 (1981-01-01), Beismann et al.
patent: 4779195 (1988-10-01), James
patent: 5426740 (1995-06-01), Bennett
patent: 5448743 (1995-09-01), Gulick et al.
patent: 5448744 (1995-09-01), Eifert et al.
patent: 5481724 (1996-01-01), Heimsoth et al.
patent: 5530891 (1996-06-01), Gephardt
patent: 5535380 (1996-07-01), Bergkvist, Jr. et al.
patent: 5555383 (1996-09-01), Elazar et al.
patent: 5555430 (1996-09-01), Gephardt et al.
patent: 5708814 (1998-01-01), Short et al.
patent: 5717870 (1998-02-01), Dobson

Affiliated with

Also associated with

Rating

System for collecting a specified number of peripheral interrupt does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for collecting a specified number of peripheral interrupt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for collecting a specified number of peripheral interrupt will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1768513