Verification system for circuit simulator

Details Verification system for circuit simulator Verification system for circuit simulator

1996-04-15

1999-05-18

Teska, Kevin J.

Boots, shoes, and leggings

395680, 364578, 364489, G06F11/00

Patent

active

059058838

ABSTRACT:
An electronic circuit verification system and method includes an HDL circuit simulator and a circuit simulation verifier that pass control back and forth between each other, and that cooperate so as to perform circuit verification tasks than would be very difficult to perform using only the HDL circuit simulator. The circuit simulation verifier is coupled to the HDL circuit simulator so as to control the HDL circuit simulator's operation, including specifying conditions under which the HDL circuit simulator is to stop simulation of a specified circuit and specifying input signal waveforms to be used by the HDL circuit simulator. The circuit simulation verifier receives signal waveforms generated by the HDL circuit simulator for specified watched signals. The circuit simulation verifier then determines whether predefined logical combinations of the watched signals meet specified operational correctness and/or performance criteria within specified time frames. A test bench is composed of a sequence of instructions, including instructions indicating when to activate various operational correctness and/or performance criteria, instructions for sending commands to the HDL simulator, and branch or condition instructions for controlling which instructions of the test bench are to be executed. Furthermore, a test bench can include instructions for generating a plurality of distinct threads of execution, each of which is composed of its own sequence of instructions, and furthermore can include instructions for conditionally spawning additional threads of execution when specified combinations of Expect Events are satisfied in specified ones of the threads.

REFERENCES:
patent: 5442772 (1995-08-01), Childs et al.
patent: 5497498 (1996-03-01), Taylor
patent: 5594741 (1997-01-01), Kinzelman et al.
patent: 5649164 (1997-07-01), Childs et al.
Govindarajan et al., "Design and Performance Evaluation of a Multithreaded Architecture", IEEE, 1995, pp. 298-307.

Affiliated with

Also associated with

Rating

Verification system for circuit simulator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Verification system for circuit simulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Verification system for circuit simulator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1767934