Fishing – trapping – and vermin destroying
Patent
1990-03-20
1991-10-01
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
148DIG11, 437 31, H01L 21265
Patent
active
050533460
ABSTRACT:
Vertical buried emitter heterojunction bipolar transistors having greatly reduced emitter to base junction area and collector dimensions are fabricated in a gallium arsenide substrate to form an integrated circuit structure. The ability to scale these critical dimensions is made possible by forming a portion of the base along the side walls and bottom of a trench which has been etched in the upper two layers of a layered gallium arsenide structure. The base is formed by implanting beryllium into the surface of an upper layer, the trench sidewalls which are formed in an undoped layer, and the bottom of the trench which is an undoped layer formed on the buried emitter. A GaAs collector layer having reduced lateral dimensions is deposited in the trench and in part, on the surface of the layered structure. Since only a small portion of the base region (the bottom of the trench) is in direct contact with the heavily doped emitter layer, the emitter to base junction area can be significantly reduced. This in turn reduces the capacitance associated with this junction and correspondingly improves device operating speed. By forming a portion of the collector in the trench, the lateral dimensions of the transistor may be reduced and higher levels of device integration are made possible.
REFERENCES:
patent: 4483726 (1984-11-01), Isaac et al.
patent: 4745085 (1988-05-01), Shieh
patent: 4749661 (1988-06-01), Bower
patent: 4751195 (1988-06-01), Kawai
patent: 4789643 (1988-12-01), Kajikawa
patent: 4916083 (1990-04-01), Monkowski et al.
Sakai et al., Electron Lett., vol. 19, No. 8, Apr. 14, 1983, pp. 283-284.
McLevige et al., IEEE Electron Device Lett., vol. 3, No. 2, Feb. 1982, pp. 43-45.
Yuan et al., IEEE, International Solid-State Circuits Conference, Feb. 19, 1986, pp. 74-75.
Tran Liem Th
Yuan Han-Tzong
Bunch William D.
Chaudhuri Olik
Comfort James T.
Merrett N. Rhys
Sharp Melvin
LandOfFree
Method for making a high speed gallium arsenide transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making a high speed gallium arsenide transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making a high speed gallium arsenide transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1754682