Integrated circuit microprocessor with parallel binary adder hav

Details Integrated circuit microprocessor with parallel binary adder hav Integrated circuit microprocessor with parallel binary adder hav

1975-09-16

1976-11-09

Dildine, Jr., R. Stephen

Registers

Transfer mechanism

Traveling pawl

235174, G06F 7385

Patent

active

039913074

ABSTRACT:
Disclosed is an integrated circuit microprocessor with a parallel binary adder whose output can be corrected on-the-fly to provide decimal results. The correction is by logical gating which operates selectively and on-the-fly, that is, while the sum from the output of the binary adder is being transferred to an accumulator. As a result, the same binary adder can provide the binary sum of the operands supplied to it, or the binary coded decimal sum of bcd operands, or the binary coded decimal difference of bcd operands, in a single operating cycle and without the need to recycle the sum of the operands through the adder. This single cycle correction significantly speeds up the operation of the invented microprocessor as compared to known prior art microprocessors which recycle the adder output when a binary coded decimal sum or difference is required.

REFERENCES:
patent: 3265876 (1966-08-01), Lethin

Affiliated with

Also associated with

Rating

Integrated circuit microprocessor with parallel binary adder hav does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit microprocessor with parallel binary adder hav, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit microprocessor with parallel binary adder hav will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1727164