Information handling system having a register remap structure us

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 930

Patent

active

058419993

ABSTRACT:
An information handling system includes an instruction unit, one or more execution units, a memory management unit, connected to the instruction unit, to a memory system, a cache management unit, one or more levels of cache memory associated with the one or more execution units, one or more I/O controllers connected to a bus which connects to the execution units and to the memory systems and to cache, and a completion unit for tracking sequence of instruction dispatch and instruction completion. The completion unit includes a Content Addressable Register Buffer Assignment Table, a Register Status Table, an Instruction Queue, and a Completion Table to control order of execution and completion of instructions in a sequence dependent on availability of operands.

REFERENCES:
patent: 4574349 (1986-03-01), Rechtschaffen
patent: 4791559 (1988-12-01), Byers
patent: 4901233 (1990-02-01), Liptay
patent: 5134561 (1992-07-01), Liptay
patent: 5185871 (1993-02-01), Frey et al.
patent: 5265227 (1993-11-01), Kohn et al.
patent: 5299147 (1994-03-01), Holst
patent: 5355457 (1994-10-01), Shebanow et al.
patent: 5390312 (1995-02-01), Chiarot et al.
patent: 5625789 (1997-04-01), Hesson et al.
patent: 5649225 (1997-07-01), White et al.
"General Purpose Register Extension," IBM Technical Disclosure Bulletin, vol. 24, No. 3, Aug. 1981, pp. 1404-1405.
"Vector-Register Rename Mechanism," IBM Technical Disclosure Bulletin, vol. 25, No. 1, Jun. 1982, pp. 86-87.
"Use of a Second Set of General Purpose Registers to Allow Changing General-Purpose Registers During Conditional Branch Resolutions," IBM Technical Disclosure Bulletin, vol. 29, No. 3, Aug. 1986, pp. 991-993.
"Conditional Execution in a Register Management Scheme for Out of Sequence Execution," IBM Technical Disclosure Bulletin, vol. 34, No. 10A, Mar. 1992, pp. 449-454.
"Collision Vector Table Logical Address, Physical Address, Flag and Valid Bit Fields Description, Function and Use," IBM Technical Disclosure Bulletin, vol. 36, No. 9B, Sep. 1993, pp. 381-382.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Information handling system having a register remap structure us does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Information handling system having a register remap structure us, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information handling system having a register remap structure us will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1713079

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.