Memory fail analysis device in semiconductor memory test system

Details Memory fail analysis device in semiconductor memory test system Memory fail analysis device in semiconductor memory test system

1997-05-09

1999-06-22

Tu, Trinh L.

Excavating

371 211, G06F 1100, G11C 2900

Patent

active

059149647

DESCRIPTION:

BRIEF SUMMARY
TECHNICAL FIELD

This invention relates to a fail bit counting device to be used for fail bit analysis of a memory device under test (hereinafter "MUT") in a semiconductor memory test system.


BACKGROUND ART

In a memory device having a redundancy and repair capability, an inner circuit for column and low addresses includes, in addition to X and Y address lines, one or more address lines in each of the X and Y address directions for the purpose of repair. These additional address lines are used for being replaced with defective address lines through a laser trimming process whereby improving yield of the memory devices.
A semiconductor test system performs various types of operational margin tests such as a supply voltage margin test or an access time test. It is an important test item for counting the number of fail bits of the MUT under these tests. For example, in testing a semiconductor wafer, wafer production steps may vary depending on the number of fail bits. If the number of fail bits is greater than the predetermined amount, it is determined that the device is defective and the production process is terminated since it is not repairable. If the number of fail bits is smaller than the predetermined amount, the device is considered to be repairable. Thus, a fail counter is employed in the test system to count the overall fail bits of the MUT.
FIG. 4 shows a basic configuration of such a memory test system.
During the test, output signals from a plurality of MUTs are compared with expected data from a PDS (programmable data selector) 60 by a DC (digital comparator) 75, and the resultant pass/fail information 77.sub.fail is stored in an AFM (address fail memory) 200 in an FM (fail analysis memory) 90. After the test, the AFM 200 reads out the stored information for carrying out the fail analysis.
In the AFM 200, as shown in FIG. 5, it is structured to have a plurality of channels Q in parallel to count the overall fail bits for corresponding MUTs.
Each AFM 200 includes a controller 210, an address pointer 220, an MUX (multiplexer) 230, an MUX 240, a fail memory 250, and a fail counter 260.
The fail memory 250 has a storage memory having at least the same address capacity as that of the MUT. The fail memory 250 is used, firstly, during the memory test process, to store therein the Pass/Fail data which is resulted from comparing the outputs of the MUT with the expected data by the DC 75. Address signals from a PG (pattern generator) 50 is used as the address information for this process.
Secondly, in the fail analysis process, the data in the fail memory 250 is read out to count the overall number of fail bits. In this situation, by switching the MUX 230, the address information for reading the data in the fail memory 250 is provided from the controller 210 through the address pointer 220. All of the addresses are sequentially generated and the fail bits are counted by the counter 260. In this example, the fail counter 260 is a type of counter which counts up when the fail data is "1".
The controller 210, in receiving fail analysis parameters from a CPU, controls the address generation sequence for counting the number of the fail bits. The address pointer 220 generates address signals to be supplied to the fail memory 250. The address pointer 220 generates the address signal by counting up for a desired bit area in an N bit address signal and provides the generated address signal to the MUX 230.
The MUX 230 is a selector which, in receiving a select signal from the controller 210, outputs the address signals from the PG 50 during the measurement while outputs the address signals from the address pointer 220 during the fail analysis.
The MUX 240 is a selector to select address signals 242.sub.adr to be supplied to the fail memory 250 in a manner that the fail memory 250 has the same address space as that of the MUT. For example, the MUX 240 provides the address signal in which unused upper addresses are set to zero.
The foregoing is the explanation of the basic structure of the AFM 200. The counting ope

REFERENCES:
patent: 5117393 (1992-05-01), Miyazawa et al.
patent: 5228000 (1993-07-01), Yamagata
"Computer System Architecture", M. Morris Mano, 2.sup.nd Edition, Prentice-Hall, Inc.; Englewood Cliffs N.J. 1982; pp. 75-80, 1982.
Digital Technical Study, Digital Circuit, Kabushiki Kaisha Corona, Mar. 20, 1991, No. 30, pp. 38-39 and 81-82. (Japanese Language Only).
"Computer System Architecture", M. Morris Mano, 2.sup.nd Edition, Prentice-Hall, Inc.; Englewood Cliffs N.J., 1982; pp. 113-116 & 163-165, 1982.

Affiliated with

Also associated with

Rating

Memory fail analysis device in semiconductor memory test system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory fail analysis device in semiconductor memory test system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory fail analysis device in semiconductor memory test system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1712981