Learning machine synapse processor system apparatus

Details Learning machine synapse processor system apparatus Learning machine synapse processor system apparatus

1995-06-02

1997-03-18

Downs, Robert W.

395 23, G06F 1518

Patent

active

056130449

ABSTRACT:
A Neural synapse processor apparatus having a neuron architecture for the synapse processing elements of the apparatus. The apparatus which we prefer will have a N neuron structure having synapse processing units that contain instruction and data storage units, receive instructions and data, and execute instructions. The N neuron structure should contain communicating adder trees, neuron activation function units, and an arrangement for communicating both instructions, data, and the outputs of neuron activation function units back to the input synapse processing units by means of the communicating adder trees. The apparatus can be structured as a bit-serial or word parallel system. The preferred structure contains N.sup.2 synapse processing units, each associated with a connection weight in the N neural network to be emulated, placed in the form of a N by N matrix that has been folded along the diagonal and made up of diagonal cells and general cells. Diagonal cells, each utilizing a single synapse processing unit, are associated with the diagonal connection weights of the folded N by N connection weight matrix and general cells, each of which has two synapse processing units merged together, and which are associated with the symmetric connection weights of the folded N by N connection weight matrix. The back-propagation learning algorithm is first discussed followed by a presentation of the learning machine synapse processor architecture. An example implementation of the back-propagation learning algorithm is then presented. This is followed by a Boltzmann like machine example and data parallel examples mapped onto the architecture.

REFERENCES:
patent: 4874963 (1989-10-01), Alspector
patent: 5021988 (1991-06-01), Mashiko
patent: 5075889 (1991-12-01), Jousselin et al.
patent: 5148514 (1992-09-01), Arima et al.
patent: 5187680 (1993-02-01), Engeler
Kung et al., A unifying algorithm/Architecture, Proceedings: International conference for Artificial Neural Networks, ASSP, vol. 4, pp. 2505-2508 1989.
Kub et al., Programmable analog vector-matrix multipliers, IEEE Journal. Solid-state Circuits, pp. 207-214 Feb. 1990.
Stewart, Mapping Signal Processing Algorithms to fixed architectures, V 2.10, pp. 2037-2040 Jan. 1988.

Affiliated with

Also associated with

Rating

Learning machine synapse processor system apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Learning machine synapse processor system apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Learning machine synapse processor system apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1712231