Boots – shoes – and leggings
Patent
1996-05-24
1997-03-18
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364490, G06F 1750
Patent
active
056128932
ABSTRACT:
A computer-aided design method and apparatus for compacting semiconductor circuit layouts to meet a specified set of design rules begins by fracturing a specified circuit layout into a set of trapezoids and storing the resulting cells in a database identifying the boundaries of each cell, and the cell adjacent each boundary. Nonempty cells are identified as being of specific materials, and empty spaces between cells are represented in the database. For each cell boundary, the database also stores data representing the boundary edge's end points. Neighboring cells on the same and related layers of the circuit layout share edges in the database. When a point on an edge of a cell is moved, the edge of each neighboring cell that shares that point is also moved. However, the method sizes gate cells of transistors differently from other cells by maintaining the former at predetermined dimensions, with a user-definable override to resize transistors to a percentage of the predetermined dimensions.
REFERENCES:
patent: 4829446 (1989-05-01), Draney
patent: 5079717 (1992-01-01), Miwa
patent: 5097422 (1992-03-01), Corbin, II et al.
patent: 5267177 (1993-11-01), Sato et al.
patent: 5303161 (1994-04-01), Burns et al.
patent: 5381343 (1995-01-01), Bamji et al.
patent: 5416722 (1995-05-01), Edwards
patent: 5473547 (1995-12-01), Muroga
Conway et al., "An Automatic Layout Generator for Analog Circuits", 1992 European Design Automation Conference (Brussels), pp. 513-519.
Hill et al., "A Set of Switch-Level Synthesis Tools", 1990 IEEE Int'l Symposium on Circuits and Systems, pp. 2572-2575.
Shyu et al., "Optimization-Based Transistor Sizing", IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1988, pp. 400-409.
Steinweg et al., "A User-Configurable RAM Compiler for Gate Arrays", 1989 2nd Annual ASIC Seminar, pp. P12-3.1 through P12-3.4.
Zweidinger et al., "Compact Modeling of BJT Self-Heating in SPICE", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 9, Sep. 1993, pp.
Ishikawa et al., "Compaction Based Custom LSI Layout Design Method," IEEE Computer Society Press, 1985, pp. 343-345.
Edwards Lawrence B.
Hao Ling-Hui
Garbowski Leigh Marie
Teska Kevin J.
VLSI Technology Inc.
LandOfFree
Method and apparatus for compacting integrataed circuits with tr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for compacting integrataed circuits with tr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for compacting integrataed circuits with tr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1710763