Method for dressing a polishing pad during polishing of a semico

Abrading – Abrading process – Glass or stone abrading

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

451 56, 451 72, B24B 100

Patent

active

059137142

ABSTRACT:
A polishing pad dressing method uses a polishing head for polishing a semiconductor wafer. This polishing head includes a housing, a wafer carrier movably mounted to the housing, and a pad dressing element movably mounted to the housing. The wafer carrier forms a wafer-supporting surface, and the dressing element surrounds the wafer-supporting surface. A first fluid actuator is coupled to the dressing element to bias the pad dressing element with respect to the housing, and a second fluid actuator is coupled to the wafer carrier to bias the wafer carrier with respect to the housing. First and second fluid conduits are coupled to the first and second actuators, respectively, such that fluid pressures in the first and second actuators are separately and independently adjustable with respect to one another. Biasing forces on the dressing element can thereby be dynamically adjusted with respect to biasing forces on the carrier during a polishing operation.

REFERENCES:
patent: 3579916 (1971-05-01), Boettcher
patent: 3731435 (1973-05-01), Boettcher et al.
patent: 4519168 (1985-05-01), Cesna
patent: 5205082 (1993-04-01), Shendon et al.
patent: 5329732 (1994-07-01), Karlsrud et al.
patent: 5329734 (1994-07-01), Yu
patent: 5377451 (1995-01-01), Leoni et al.
patent: 5398459 (1995-03-01), Okumura et al.
patent: 5423558 (1995-06-01), Koeth et al.
patent: 5423716 (1995-06-01), Strasbaugh
patent: 5441444 (1995-08-01), Nakajima
patent: 5449316 (1995-09-01), Strasbaugh
patent: 5456627 (1995-10-01), Jackson et al.
patent: 5476414 (1995-12-01), Hirose et al.
patent: 5527209 (1996-06-01), Volodarsky et al.
patent: 5547417 (1996-08-01), Breivogel et al.
patent: 5584751 (1996-12-01), Kobayashi et al.
patent: 5605499 (1997-02-01), Sugiyama et al.
patent: 5643067 (1997-07-01), Katsuoka et al.
patent: 5653623 (1997-08-01), Kimura et al.
E. Worthington, "New CMP Architecture Addresses Key Process Issues", Solid State Technology, Jan. 1996, pp. 61-62.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for dressing a polishing pad during polishing of a semico does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for dressing a polishing pad during polishing of a semico, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for dressing a polishing pad during polishing of a semico will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1703984

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.