Millicode register management and pipeline reset

Details Millicode register management and pipeline reset Millicode register management and pipeline reset

1991-04-24

1993-07-06

Eng, David Y.

Boots, shoes, and leggings

3642328, 3642329, 3642446, G06F 930

Patent

active

052261646

ABSTRACT:
An alternate instruction architecture which uses the preexisting dataflow and hardware controlled execution units of an otherwise conventional pipelined processor to accomplish complex functions. Additional hardware controlled instructions (private milli-mode only instructions) are added to provide control functions or to improve performance. These milli-mode instructions augment the standard "user visible" architected instruction set (which in the preferred embodiment is the System 390 instruction set). Millicode routines can intermingle the milli-mode only instructions with standard system instructions to implement complex functions. The set of instructions available in milli-mode can be considered to be an alternate architecture that the processor can execute. The millicode and standard system architectures each have there own set of architected registers. However, these registers are dynamically taken from and returned to a common physical register pool under control of a register management system. Provision is also made for communication between the two architectures such that data in the milli-registers and the standard architected registers (such as GPRs) can be exchanged. A set of register operand registers is provided to enable explicit updates of general purpose registers from millicoded routines. Both milli-instructions and standard architecture instructions can be present in the pipeline simultaneously. Provision is thus also made for performing a controlled pipeline reset of the facilities manipulated by the two types of architectures.

REFERENCES:
patent: 3579192 (1991-05-01), Rasche
patent: 3725868 (1973-04-01), Malmer
patent: 3793361 (1974-02-01), Silverstein
patent: 4422144 (1983-12-01), Johnson et al.
patent: 4443865 (1984-04-01), Schultz
patent: 4514803 (1985-04-01), Agnew et al.
patent: 4631663 (1986-12-01), Chilinski et al.
patent: 4691278 (1987-01-01), Iwata
patent: 4785392 (1988-11-01), Maier et al.
patent: 4901233 (1990-02-01), Liptay
patent: 4972317 (1990-11-01), Buonomo et al.
patent: 5101344 (1992-03-01), Bonet
IBM Technical Disclosure Bulletin, vol. 14, No. 1, Jun. 1971, p. 298, entitled "Combined Macro/Micro . . . Machine" by M. Faix et al.

Affiliated with

Also associated with

Rating

Millicode register management and pipeline reset does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Millicode register management and pipeline reset, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Millicode register management and pipeline reset will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1696807