Patent
1996-11-19
1999-11-30
Lim, Krisna
395580, G06F 938
Patent
active
059957492
ABSTRACT:
A branch prediction apparatus is provided which stores multiple branch selectors corresponding to instruction bytes within a cache line of instructions or portion thereof. The branch selectors identify a branch prediction to be selected if the corresponding instruction byte is the byte indicated by the offset of the fetch address used to fetch the cache line. Instead of comparing pointers to the branch instructions with the offset of the fetch address, the branch prediction is selected simply by decoding the offset of the fetch address and choosing the corresponding branch selector. The branch prediction apparatus may operate at a higher frequencies (i.e. lower clock cycles) than if the pointers to the branch instruction and the fetch address were compared (a greater than or less than comparison). The branch selectors directly determine which branch prediction is appropriate according to the instructions being fetched, thereby decreasing the amount of logic employed to select the branch prediction.
REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4179737 (1979-12-01), Kim
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4860197 (1989-08-01), Langendorf et. al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5142634 (1992-08-01), Fite et. al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5381533 (1995-01-01), Peleg et al.
patent: 5454117 (1995-09-01), Puzio et al.
patent: 5553254 (1996-09-01), Berstis et al.
patent: 5649137 (1997-07-01), Favor et al.
patent: 5649178 (1997-07-01), Blaner et al.
patent: 5708803 (1998-01-01), Ishimi et al.
patent: 5737590 (1998-04-01), Hara
patent: 5758142 (1998-05-01), McFarling et. al.
patent: 5764946 (1998-06-01), Tran et. al.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.
Tran, Thang; "Branch Prediction Mechanism Employing Branch Selectors to Select a Branch Prediction" U.S. Patent Application Serial No 09/067,990, Nov. 19, 1996.
Tran, Thang; Branch Selectors Associated with Byte Ranges Within an Instruction Cache for Rapidly Identifying Branch Prediction; U.S. Patent Application Serial No 08/957,596 Oct. 24, 1997.
Tran et al., "Branch Selector Prediction"U.S. Patent Application Serial No 08/972,988, Nov. 19, 1997.
Calder, et al, "Next Cache Line and Set Prediction," Department of Computer Science, University of Colorado, Boulder CO, 1995, pp.287-296.
International Search Report for PCT/US 97/21048 dated Mar. 30, 1998.
Young, et al, "An Intelligent I-Cache Prefetch Mechanism," IBM Research Division, Almaden Research Center, San Jose, Ca, published in Preceedings of the International Conference on Computer Design: VLSI In Computers and Processors, Cambridge Ma., Oct.3-6, 1993, pp. 44-49.
International Search Report for PCT/US98/12383 dated Nov. 5, 1998.
Advanced Micro Devices , Inc.
Kivlin B. Noel
Lim Krisna
Merkel Lawrence J.
LandOfFree
Branch prediction mechanism employing branch selectors to select does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Branch prediction mechanism employing branch selectors to select, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Branch prediction mechanism employing branch selectors to select will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1685095