Clock start up stabilization for computer systems

Details Clock start up stabilization for computer systems Clock start up stabilization for computer systems

1992-09-24

1994-10-11

Heyman, John S.

Electrical pulse counters, pulse dividers, or shift registers: c

Systems

Particular output circuit

377 20, 3072723, 307269, 307597, 307603, H03K 17296, H03K 1728, H03K 1722

Patent

active

053553977

ABSTRACT:
Utilization circuits, such as logic chip circuits, are prevented from receiving the initial one or more pulses of a train of clock pulses produced after the master system clock is started, while the pulses of that train occurring thereafter are coupled to the utilization circuit. This prevents the skew usually present between the initial pulses of the train relative to the subsequent train pulses from adversely effecting operation of the utilization circuits. This clock swallowing preferably blocks a certain predetermined number of initial clock pulses from reaching the rest of the circuitry, although the system is adaptable to allow preselection of the number of such swallowed pulses.

REFERENCES:
patent: 3035187 (1962-05-01), Reichert
patent: 3725793 (1973-04-01), Phillips
patent: 4218590 (1980-08-01), Rasmussen et al.
patent: 4627085 (1986-12-01), Yuen
patent: 4675562 (1987-06-01), Herlein et al.
patent: 4937504 (1990-06-01), Black et al.
patent: 5008636 (1991-04-01), Markinson et al.

Affiliated with

Also associated with

Rating

Clock start up stabilization for computer systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock start up stabilization for computer systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock start up stabilization for computer systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1664739