Semiconductor dynamic memory

Static information storage and retrieval – Addressing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365233, G11C 800

Patent

active

043769896

ABSTRACT:
A semiconductor dynamic memory including a plurality of functional blocks or interface circuits for controlling the memory, such as a row-enable buffer, a row-address buffer, a word decoder, a column-enable buffer, a column-address buffer, and a column decoder. The functional blocks in the semiconductor dynamic memory are sequentially reset by signals from the subsequent functional block so that the power operations of the functional blocks of the subsequent stages is indicated by the reset signal, and thus are returned to the state in which they are ready to execute the next processing.

REFERENCES:
patent: 3893086 (1975-07-01), Nanya
patent: 4110842 (1978-08-01), Sarkissian et al.
patent: 4272832 (1981-06-01), Ito
Smith, "Storage Bus Request System", IBM Tech. Disc. Bul., vol. 9, No. 6, 11/66, pp. 619-620.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor dynamic memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor dynamic memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor dynamic memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1660355

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.