Fishing – trapping – and vermin destroying
Patent
1995-05-15
1996-07-30
Thomas, Tom
Fishing, trapping, and vermin destroying
437228, 437947, 437981, 437983, 148DIG161, H01L 21311
Patent
active
055411274
ABSTRACT:
Disclosed are a semiconductor device having a sidewall insulating film free from the formation of fence-shaped residue when a conductive layer formed on the sidewall insulating film is anisotropically etched by means of plasma etching, and a method of forming the sidewall insulating film. The method of forming the sidewall insulating film includes the steps of isotropically etching an insulating film 4 formed on a polycrystalline silicon film 3 to be a gate electrode as much as a prescribed thickness, using resist as a mask, anisotropically etching the remaining part of insulating film 4 and polycrystalline silicon film 3, forming an insulating film 6 entirely over the surface, and forming a sidewall insulating film 6a on the side plane of polycrystalline silicon film 3. The resultant sidewall insulating film 6a has a cross-section reduced upwardly in width. A polycrystalline silicon film 7 formed on sidewall insulating film 6a will not have a surface in the vertical direction relative to a semiconductor substrate 1. Consequently, the disconnection of an upper layer interconnection can be effectively prevented, and miniaturization of elements can be achieved without forming fence-shaped residue, when polycrystalline silicon film 7 is anisotropically etched (plasma etching).
REFERENCES:
patent: 4577391 (1986-03-01), Hsia et al.
patent: 4729002 (1988-03-01), Yamazaki
patent: 4736233 (1988-04-01), McDavid
patent: 4745086 (1988-05-01), Parrillo et al.
patent: 4752589 (1988-06-01), Schalier
patent: 4826781 (1989-05-01), Asahina et al.
patent: 4878100 (1989-10-01), McDavid
patent: 4998150 (1991-03-01), Rodder et al.
patent: 5053849 (1991-10-01), Izawa et al.
patent: 5170232 (1992-12-01), Narita
patent: 5173752 (1992-12-01), Motonami et al.
patent: 5177570 (1993-01-01), Tanaka
S. Wolf & R. N. Tauber "Silicon Processing For the VLSI EVA" vol. I, 1986, p. 198.
S. Wolf, "Silicon Processing For the VLSI EVA" vol. II, 1990, pp. 354-357.
Hoshiko Takahiro
Ogawa Toshiaki
Mitsubishi Denki & Kabushiki Kaisha
Radomsky Leon
Thomas Tom
LandOfFree
Manufacturing method of sidewall insulating film does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing method of sidewall insulating film, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing method of sidewall insulating film will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1658208