Clock recovery for ATM receiver

Details Clock recovery for ATM receiver Clock recovery for ATM receiver

1995-09-07

1998-07-21

Ton, Dang

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

370395, H04L 1256

Patent

active

057843791

ABSTRACT:
Clock recovery circuit for an ATM receive,r that automatically derives the frequency of the source signal which is transmitted by the ATM cells. A subcircuit (3, 4, 5) determines, on the basis of the cell rate, the nominal bit rate of the source signal and generates a clock signal having a frequency which is consistent therewith. A second subcircuit (6, 7, 8, 9, 10) corrects, in proportion to the difference between the nominal bit rate and a mean actual bit rate, the frequency of the clock signal generated by the first subcircuit.

REFERENCES:
patent: 4105946 (1978-08-01), Ikeda
patent: 5544170 (1996-08-01), Kasahasa
patent: 5548580 (1996-08-01), Buckhand
Chao et al, "Asynchronous Transfer Mode Packet Video Transmission System", Optical Engineering, vol. 28, No. 7, Jul. 28, 1989, pp. 781-788.

Affiliated with

Also associated with

Rating

Clock recovery for ATM receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock recovery for ATM receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock recovery for ATM receiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1654165