Boots – shoes – and leggings
Patent
1996-12-20
1998-07-21
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364489, 364491, G06F 1710
Patent
active
057842892
ABSTRACT:
A cell placement for a microelectronic integrated circuit includes a plurality of cells interconnected by nets of wiring. A method for estimating routing density in the placement includes superimposing a pattern of contiguous tiles over the placement, with each of the tiles having edges. Bounding boxes are constructed around the nets, and net probable densities are calculated within each bounding box for the wiring required by each net for each edge respectively. The net probable densities are summed to produce total probable densities of wiring required by all of the nets for each edge respectively. The net probable density for each edge is calculated as being equal to a wiring capacity of the edge divided by the sum of the wiring capacity of the edge and all other unobscured edges within the bounding box that are collinear with the edge respectively. A congestion map can be constructed from the total probable densities and the capacities of the edges, and/or these calculations can be used to predict the routability or unroutability of the placement. Provisions are made for edges that are obscured by large megacells or other obstacles, including providing routing detours around the obstacles.
REFERENCES:
patent: 4484292 (1984-11-01), Hong et al.
patent: 4593363 (1986-06-01), Burstein et al.
patent: 4613941 (1986-09-01), Smith et al.
patent: 4615011 (1986-09-01), Linsker
patent: 4686629 (1987-08-01), Noto et al.
patent: 4752887 (1988-06-01), Kuwahara
patent: 4777606 (1988-10-01), Fournier
patent: 4849904 (1989-07-01), Aipperspach et al.
patent: 4858143 (1989-08-01), Fournier
patent: 4890238 (1989-12-01), Klein et al.
patent: 4908772 (1990-03-01), Chi
patent: 4918614 (1990-04-01), Modarres et al.
patent: 4931946 (1990-06-01), Ravindra et al.
patent: 4975854 (1990-12-01), Yabe
patent: 5072402 (1991-12-01), Ashtaputre et al.
patent: 5113352 (1992-05-01), Finnerty
patent: 5140402 (1992-08-01), Murakata
patent: 5224056 (1993-06-01), Chene et al.
patent: 5224057 (1993-06-01), Igarashi et al.
patent: 5237514 (1993-08-01), Curtin
patent: 5251147 (1993-10-01), Finnerty
patent: 5308798 (1994-05-01), Brasen et al.
patent: 5339252 (1994-08-01), Carrig et al.
patent: 5397749 (1995-03-01), Igarashi
patent: 5587923 (1996-12-01), Wang
"Algorithms for VLSI Physical Design Automation," Naveed A. Sherwani, Kluwer Academic Publishers, 1993, pp. 73-85.
LSI Logic Corporation
Teska Kevin J.
Walker Tyrone V.
LandOfFree
Method for estimating routability and congestion in a cell place does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for estimating routability and congestion in a cell place, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for estimating routability and congestion in a cell place will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1653002