Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Patent
1996-01-31
1998-07-21
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
327214, 327143, 327276, 327536, 327541, 327156, 331 17, A03L 714, G05F 156
Patent
active
057839565
ABSTRACT:
A semiconductor memory device includes a difference adjusting circuit for detecting difference in at least one of phase and frequency between an external clock signal and an internal clock signal, for outputting a control potential for reducing the difference, and a current control circuit for adjusting driving current of an internal clock signal generating circuit in accordance with an output potential from the difference adjusting circuit. The current control circuit includes a current change restricting circuit for making smaller an amount of change of current in the clock signal generating circuit with respect to the change in the output potential from the difference adjusting circuit. An internal power supply voltage obtained by lowering internally the external power supply voltage is applied to the clock signal generating circuit. Further, when supply of the external clock signal is stopped, the output potential from the difference adjusting circuit is held. The internal power supply potential generating circuit further includes a current control circuit for adjusting an amount of current for supplying the internal power supply potential in accordance with the difference between an internal power supply potential and a prescribed potential level.
REFERENCES:
patent: 4633193 (1986-12-01), Scordo
patent: 4849993 (1989-07-01), Johnson et al.
patent: 5012142 (1991-04-01), Sonntag
patent: 5075640 (1991-12-01), Miyazawa
patent: 5077518 (1991-12-01), Han
patent: 5087834 (1992-02-01), Tsay
patent: 5132565 (1992-07-01), Kuzumoto
patent: 5144156 (1992-09-01), Kawasaki
patent: 5175512 (1992-12-01), Self
patent: 5179303 (1993-01-01), Searles et al.
patent: 5191295 (1993-03-01), Necoechea
patent: 5220294 (1993-06-01), Ichikawa
patent: 5233314 (1993-08-01), McDermott et al.
patent: 5300989 (1994-04-01), Chen et al.
patent: 5349559 (1994-09-01), Park et al.
patent: 5352935 (1994-10-01), Yamamura et al.
patent: 5373477 (1994-12-01), Sugibayashi
patent: 5384502 (1995-01-01), Volk
patent: 5412349 (1995-05-01), Young et al.
patent: 5459423 (1995-10-01), Nozawa et al.
patent: 5491439 (1996-02-01), Kelkar et al.
patent: 5544120 (1996-08-01), Kuwagata et al.
patent: 5563553 (1996-10-01), Jackson
Mijuskovic, D., et al. "Cell-Based Fully Integrated CMOS Frequency Synthesizers"; In: IEEE Journal of Solid State Circuits, vol. 29, No. 3, Mar. 1994.
German Office Action dated Feb. 27, 1997 and translation thereof.
"A 2.5V Delay-Locked Loop for an 18Mb 500MR/s Dram", Lee et al., 1994 IEEE International Solid-State Circuits Conference, pp. 300-301.
"PPL Design for a 500Mb/s Interface", Horowitz, et al., 1993 IEEE International Solid-State Circuits Conference, pp. 160-161.
"A Delay Line Loop for Frequency Synthesis of DE-Skewed Clock", Waizman, Alex, 1994 IEEE International Solid-State Circuits Conference, pp. 298-299 .
Callahan Timothy P.
Mitsubishi Denki & Kabushiki Kaisha
Shin Eunja
LandOfFree
Semiconductor device realizing internal operation factor corresp does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device realizing internal operation factor corresp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device realizing internal operation factor corresp will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1649956