Patent
1995-12-15
1998-09-22
Pan, Daniel H.
395284, 395828, 395651, 395653, G06F 1300
Patent
active
058128670
ABSTRACT:
An integrated circuit comprises a microprocessor (1), a memory (2) and one or more internal peripherals (3) connected, firstly, to one another and, secondly, to circuits external (4) to this integrated circuit by means of connections circuits (5). The peripherals comprise circuits called options circuits (6) enabling the operation of these peripherals to be configured. For an operating session corresponding to putting of the integrated circuit into service, the operations of these peripherals are defined as a function of information elements stored in the the first part of the memory (7). The memory also has a second part (8) designed to store instructions that can be executed by the microcontroller. This configuration of the peripherals takes place when the integrated circuit is put into service, by the linking of said peripherals to said first part of the memory. This memory is of the programmable type. The circuits known as options circuits possess means for being configured by default for a particular mode of operation of the microprocessor of the integrated circuit called the programming mode. In this mode, this microprocessor is capable of writing in the first part of the memory.
REFERENCES:
patent: 4796234 (1989-01-01), Sparks et al.
patent: 5193199 (1993-03-01), Dalrymple et al.
patent: 5220673 (1993-06-01), Dalrymple et al.
patent: 5257380 (1993-10-01), Lang
patent: 5307464 (1994-04-01), Akao et al.
patent: 5426744 (1995-06-01), Sawase et al.
patent: 5455923 (1995-10-01), Kaplinsky
EDN Electrical Design News, vol. 31, No. 4, Fevrier. 1986, Newton, Mass., pp. 171-180 Rowe, `Bootstrap Firmware Simplifies CPU Programming`.
IEEE Proceedings ICASSP 87 Apr. 1987, Dallas, TX, pp. 523-526, Kloker, `The Architecture and Applications of the Motorola DSP56000 Digital Signal Processor Family`.
IBM, "Data Integrity of EEPROM Data During Power Up/Down Cycles", IBM Technical Disclosure Bulletin, vol. 32 No. 9B, Feb. 1990, pp. 277-278.
Kloker, "The Architecture and Applications of the Motorola DSP56000 Digital Signal Processor Family ", IEEE Proceeding sICASSP, Apr. 1987, pp. 523-526.
Twaddell, "Erasable/Programmable Semiconductor Memories", EDN Electrical Design NEws, Jan. 1984, pp. 108-130.
IBM Technical Disclosure Bulletin, vol. 32, No. 9B, Feb. 1990, pp. 227-278; Data Integrity of EEPROM Data During Power Up/Down Cycles.
IEEE Proceeding sICASSP, Apr. 1987, pp. 523-526, Kloker, The Architecture and Applications of the Motorola DSP56000 Digital Signal processor Family.
Buchenhorner Michael J.
Davis Jr. Walter D.
Pan Daniel H.
SGS-Thomson Microelectronics S.A.
LandOfFree
Integrated circuit comprising a microprocessor, a memory and int does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit comprising a microprocessor, a memory and int, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit comprising a microprocessor, a memory and int will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1634090