Electrical pulse counters – pulse dividers – or shift registers: c – Shift register – Particular transfer means
Patent
1989-02-24
1990-02-20
Heyman, John S.
Electrical pulse counters, pulse dividers, or shift registers: c
Shift register
Particular transfer means
377 67, 377 75, H03K 2342, G11C 1900
Patent
active
049032852
ABSTRACT:
An improved shift register uses fewer than 2*N latches, where N is the capacity in bits of the shift register and also the propagation delay from the input to the output of the shift register in terms of the system clock. An m-phase set of clocks are used, where m is an even number larger than two and and the duration of each clock phase is one half of the period of the system clock. The latches are arranged in m/2 strings of length 2N/(m-1), instead of one long string. The strings of latches are offset with respect to each other by two phases in terms of their connection to the multiphase clock, with each successive latch in each string being enabled by the clock signal whose phase immediatedly precedes the phase of the clock signal used to enable the preceding latch in that string. A multiplexer at the output puts the data from the multiple strings of latches back into one serial output stream. The total number of latches required is N*m/(m-1), conserving a considerable number of latches for large values of N. An alternative version uses m strings of length N/(m-1) clocked by m-phase clock pulses having a duration that is a full period of the system clock. In this version, the strings of latches are offset with respect to each other by a single phase in terms of their connection to the set of multiphase clocks.
REFERENCES:
patent: 3041476 (1962-06-01), Parker
patent: 3174106 (1965-03-01), Urban
patent: 4107550 (1978-08-01), Jacquart et al.
patent: 4441198 (1984-04-01), Shibata et al.
patent: 4574313 (1986-03-01), Battson
patent: 4660217 (1987-04-01), Yamada
patent: 4688066 (1987-08-01), Elabd
patent: 4741003 (1988-04-01), Katanosaka
patent: 4771279 (1988-09-01), Hannah
Hayes & Heidtmann, "Dual-Channel Charge-Coupled Device for High Speed Signal Acquisition", Optical Engineering 9-1987 vol. 26 No. 9 pp. 829-836.
Denham Martin S.
Knierim Daniel G.
Griffith Boulden G.
Heyman John S.
Tektronic, Inc.
LandOfFree
Efficiency shift register does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficiency shift register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficiency shift register will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1622249