Dual ported speed up memory in ROM location for engine analyzer

Details Dual ported speed up memory in ROM location for engine analyzer Dual ported speed up memory in ROM location for engine analyzer

1988-01-27

1990-02-20

Gruber, Felix D.

Boots, shoes, and leggings

731172, 36442403, G01M 1500, G06F 1574

Patent

active

049032208

ABSTRACT:
An IBM-compatible computer based engine analyzer includes a RAM memory in a ROM cartridge location. A data acquisition system operates substantially independently of the system microprocessor to acquire engine test signals, convert them to digital form and store them via a register in the RAM memory. The system microprocessor has access to the RAM memory via a buffer for reading and changing the data therein. Control logic regulates access to the RAM memory by the A/D converter and the system microprocessor by controlling operation of the register and the buffer.

REFERENCES:
patent: 4027532 (1977-06-01), Trussell et al.
patent: 4234926 (1980-11-01), Wallace et al.
patent: 4291383 (1981-09-01), Tedeschi et al.
patent: 4302814 (1981-11-01), Full et al.
patent: 4418388 (1983-11-01), Allgon et al.
patent: 4530056 (1985-07-01), MacKinnon et al.
patent: 4725992 (1988-02-01), McNatt et al.

Affiliated with

Also associated with

Rating

Dual ported speed up memory in ROM location for engine analyzer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual ported speed up memory in ROM location for engine analyzer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual ported speed up memory in ROM location for engine analyzer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1621469