Multiplex communications – Wide area network – Packet switching
Patent
1984-10-18
1986-11-18
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
34082503, 370 61, H04Q 1104, H01H 6700
Patent
active
046239960
ABSTRACT:
A packet switching node which processes data packets containing routing tag signals indicative of the output port destination thereof and which routes these data packets to the specified output ports. A plurality of queue selectors are individually coupled between a plurality of input ports and a plurality of queue sets that comprise a plurality of queues which store and forward data packets applied thereto as a function of output port destination. Each of the plurality of queue selectors sort the data packets applied thereto in accordance with the output port destination thereof. The queues of each queue sets are coupled to different output arbitrators which control routing to a particular output port. The packet switching node eliminates the problem of contention between data packets arriving at an input port of the node whose destinations are different output ports. The packet switching node sorts applied data packets according to output port destination to reduce contention and hence has improved performance and higher throughput. The present invention also contemplates a method of processing applied data packets containing routing tag signals indicative of the output port destinations to which the data packets are to be applied. The method comprises sorting and storing the data packets in accordance with the routing tag signals, arbitrating among data packets that have been stored that contend for the same output port, and then routing the selected data packet to the output port identified in the routing tag signal.
REFERENCES:
patent: 4271506 (1981-06-01), Broc et al.
patent: 4307378 (1981-12-01), Clark
patent: 4475188 (1984-10-01), Wilson et al.
patent: 4482996 (1984-11-01), Wilson et al.
patent: 4484326 (1984-11-01), Turner
patent: 4550397 (1985-10-01), Turner et al.
Switching Strategies in a Class of Packet Switching Networks, M. Kumar et al; The 10th Annual International Symposium on Computer Architecture 1983, Stockholm, Sweden; pp. 284-300.
The Hybrid Cube Network, R. J. McMillen et al; Distributed Data Acquisition, Computing & Control Symposium; Dec. 1980; pp. 11-22, (Fig. VI.2, p. 19).
L. Ciminiera and A. Serra, "LSI Implementation of Modular Interconnection Networks for MIMD Machines", 1980 Int'l. Conf. Parallel Processing, Aug. 1980, pp. 161-162.
D. M. Dias and J. R. Jump, "Analysis and Simulation of Buffered Delta Networks", IEEE Trans. Computers, vol. C-30, pp. 273-282, Apr. 1981.
A. C. Hung and M. Malek, "A 4.times.4 Modular Crossbar Design for the Multistage Interconnection Networks", Real-Time Systems Symp., Dec. 1981, pp. 3-12.
J. H. Patel, "Processor-Memory Interconnections for Multiprocessors", 6th Annual Int'l. Symp. Computer Architecture, Apr. 1979, pp. 168-177.
U. V. Premkumar, R. Kapur, M. Malek, G. J. Lipovski and P. Horne, "Design and Implementation of the Banyan Interconnection Network in TRAC", AFIPS 1980 Nat'l. Computer Conf., Jun. 1980, pp. 643-653.
H. J. Siegel and R. J. McMillen, "The Multistage Cube: A Versatile Interconnection Network", Computer, vol. 14, pp. 65-76, Dec. 1981.
R. J. McMillen, G. B. Adams, III, and H. J. Siegel, "Performance and Implementation of 4.times.4 Switching Nodes in an Interconnection Network for PASM", 1981 Int'l Conf. on Parallel Processing, Aug. 1981, pp. 229-233.
B. J. Smith, "Architecture and Applications of the HEP Multiprocessor Computer System", SPIE, vol. 298, Section on Real-Time Signal Processing IV, Aug. 1981, pp. 241, 248.
Herzog: Message-Switching Networks with Alternate Routing, Jun. 13-20, 1973, pp. 415/1-415/8, Proceedings of the International Teletraffic Congress, Stockholm, Proc. 7, Part 2, Swedish Communications 1973 (Stockholm, Sweden).
Parker et al: The Gamma Network: A Multiprocessor Interconnection Network with Redundant Paths, pp. 73-80, Conference Proceedings: the 9th Annual Symposium on Computer Architecture, Apr. 26-29, 1982, Austin, Texas.
P. N. Jean, S. C. Crist, M. Arozullah, "Multi-Microprocessor Based Architecture for a Space Borne Packet Switch", pp. 139-141; COMCON 80, Feb. 25-28, 1980, 20th Computer Society International Conference (San Francisco, Calif.).
Olms Douglas W.
Scutch III Frank M.
LandOfFree
Packet switched multiple queue NXM switch node and processing me does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packet switched multiple queue NXM switch node and processing me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet switched multiple queue NXM switch node and processing me will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1621155