Preceding value holding gate circuit for eliminating pulsive noi

Details Preceding value holding gate circuit for eliminating pulsive noi Preceding value holding gate circuit for eliminating pulsive noi

1986-12-03

1987-10-20

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307520, 307542, 307549, 455312, H03B 104, H04B 110

Patent

active

047017155

ABSTRACT:
A gate circuit is configured to output a received signal via a buffer amplifier, enter the output in a storage capacitor via a first switching circuit normally taking its off-position, compare the signal levels at both ends of the switching circuit and feed back the comparison result to an input terminal via a second switching circuit normally taking its on-position, and configured so that when noise components in the received signal are detected, a control signal is produced to change the first switching circuit to its on-position and the second switching circuit to its off-position.

REFERENCES:
patent: 4246441 (1981-01-01), Sugai et al.
patent: 4268793 (1981-05-01), Amazawa et al.
patent: 4331885 (1982-05-01), Amazawa et al.
patent: 4555669 (1985-11-01), Namiki
patent: 4577161 (1986-03-01), Hirohashi et al.

Affiliated with

Also associated with

Rating

Preceding value holding gate circuit for eliminating pulsive noi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Preceding value holding gate circuit for eliminating pulsive noi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Preceding value holding gate circuit for eliminating pulsive noi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1614759