Patent
1994-01-04
1997-02-18
Donaghue, Larry D.
395800, 395585, G06F 942
Patent
active
056048777
ABSTRACT:
A method and apparatus for resolving Return From Subroutine instructions in a computer processor are disclosed. The method and apparatus resolve Return From Subroutine instructions in four stages. A first stage predicts Call Subroutine instructions and Return From Subroutine instructions within the instruction stream. The first stage stores a return address in a return register when a Call Subroutine instruction is predicted. The first stage predicts a return to the return address in the return register when a Return From Subroutine instruction is predicted. A second stage decodes each Call Subroutine and Return From Subroutine instruction in order to maintain a Return Stack Buffer that stores a stack of return addresses. Each time the second stage decodes a Call Subroutine instruction, a return address is pushed onto the Return Stack Buffer. Correspondingly, each time the second stage decodes a Return From Subroutine instruction, a return address is popped off of the Return Stack Buffer. The second stage verifies predictions made by the first stage and predicts return addresses for Return From Subroutine instructions that were not predicted by the first stage. A third stage executes Return From Subroutine instructions such that the predictions are verified. Finally, a fourth stage retires Return From Subroutine instructions and ensures that no instructions fetch after a mispredicted return address are committed into permanent state.
REFERENCES:
patent: 4394729 (1983-07-01), Armstrong
patent: 5179673 (1993-01-01), Steely, Jr. et al.
patent: 5276882 (1994-01-01), Emma et al.
patent: 5313634 (1994-05-01), Eickmeyer
patent: 5355459 (1994-10-01), Matsuo et al.
Proceedings from The 19th Annual International Symposium on Computer Architecture, published 1992 by Association for Computing Machinery, New York, pp. 124-134, Entitled: Alternative Implementations of Two-Level Adaptive Branch Prediction, Authors: Tse-Yu Yeh and Yale N. Patt.
Publication: Computer, published Jan. 1984, pp. 6-22, Entitled: Branch Prediction Strategies and Branch Target Buffer Design, Authors: Johnny K. F. Lee, Hewlett-Packard and Alan Jay Smith, University of California, Berkeley.
Published by the Association for Computing Machinery, 1992, pp. 76-84, Entitled: Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation, Authors: Shien-Tai Pan and Kimming So, IBM Corp., and Joseph T. Rahmeh, University of Texas, Austin.
Published by the Association for Computing Machinery, 1991, pp. 51-61, Entitled: Two-Level Adaptive Training Branch Prediction, Authors: Tse-Yu Yeh and Yale N. Patt, University of Michigan.
IEEE Micro, Published Jun., 1991, pp. 10-13, and 63-73, Authors: Val Popescu, et al., Entitled: The Metaflow Architecture.
Yeh et al. "Branch History Table indexing to prevent pipeline bubbles in a wide-issue Superscalar Processor"; Dec. 1993 IEEE.
IBM TBS "Highly Accurate Subroutine Stack Prediction Mechanism" Mar. 1986.
IBM TBS "Subroutine Call/Return Stack" Apr. 1988.
IBM TBS "Subroutine Return Address Stack" Dec. 1981.
IBM TBS "Return Address Stack Cache" Apr. 1992.
Yeh et al. "A Comparison of Dynamic Branch Predictors That use Two Levels of Branch History" IEEE; 1992.
Yeh et al. "A Comprehensive Instruction Fetch Mechanism for a Processor Supporting Speculative Execution" IEEE; 1993.
D'Sa Reynold V.
Fetterman Michael A.
Gupta Ashwani K.
Hinton Glenn J.
Hoyt Bradley D.
Donaghue Larry D.
Intel Corporation
LandOfFree
Method and apparatus for resolving return from subroutine instru does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for resolving return from subroutine instru, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for resolving return from subroutine instru will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1608705