Gated solid state FET relay

Details Gated solid state FET relay Gated solid state FET relay

1986-11-24

1987-10-20

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307270, 307246, 307594, H03K 1700, H03K 522, H03K 1756

Patent

active

RE0325260

ABSTRACT:
A solid state relay circuit for switching power to an electrical load including an N-channel MOS-FET (20) having a drain (22) and source (24) and gate (26) terminals with the drain terminal (22) connected to the positive power supply lead (16) and the source terminal (24) connected to the load lead (12). The MOS-FET (20) is driven into conduction by being supplied voltage from a voltage multiplier (28-34) which is in turn supplied by a gated oscillator (36) which receives its power from an amplifier (38). Resistors (74, 76) may be added for slowly allowing the MOS-FET (20) to move into full conduction and/or for slowly decreasing the conduction of the MOS-FET. All this is in response to an electrical signal on a low level signal input lead (18).

REFERENCES:
patent: 3914711 (1985-10-01), Carlson et al.
patent: 4420700 (1983-12-01), Fay et al.

Affiliated with

Also associated with

Rating

Gated solid state FET relay does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gated solid state FET relay, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gated solid state FET relay will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1604175