Clock divider circuit incorporating a J-K flip-flop as the count

Details Clock divider circuit incorporating a J-K flip-flop as the count Clock divider circuit incorporating a J-K flip-flop as the count

1984-02-16

1986-03-04

Miller, Stanley D.

Electrical pulse counters, pulse dividers, or shift registers: c

Starting, stopping, presetting or resetting the counter

377 48, H03K 2138

Patent

active

045743851

ABSTRACT:
A circuit approach is illustrated for simplifying a count divider circuit by applying selected outputs of the counter to a J-K flip-flop as input to the J-K terminals whereby a comparatively high speed response is returned for presetting the counter as compared to the prior art approach which either required much more circuitry or intolerable time delays.

REFERENCES:
patent: 3393366 (1968-07-01), Shoop
patent: 3873815 (1975-03-01), Summers
patent: 4041280 (1977-08-01), Ohsako et al.
patent: 4053739 (1977-10-01), Miller et al.
patent: 4223212 (1980-09-01), Smith et al.
patent: 4254327 (1981-03-01), Beno et al.
patent: 4330751 (1982-05-01), Swain

Affiliated with

Also associated with

Rating

Clock divider circuit incorporating a J-K flip-flop as the count does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock divider circuit incorporating a J-K flip-flop as the count, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock divider circuit incorporating a J-K flip-flop as the count will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1597265