High speed prescaler

Details High speed prescaler High speed prescaler

1989-01-23

1990-08-28

Heyman, John S.

Electrical pulse counters, pulse dividers, or shift registers: c

Systems

Pulse multiplication or division

377108, 377117, 377121, 377122, H03K 2348

Patent

active

049531875

ABSTRACT:
A high speed CMOS divide by 4/5 prescaler circuit comprises first, second, third, fourth, and fifth inverter stages. When a modulas control signal is low, the prescaler operates as five clocked inverters in series having an output which is fed back to the input of the initial stage. That is, the circuit operates as a five stage clocked ring oscillator wherein only one output changes on each clock edge. When a modulas control signal is high indicating that a divide by four is desired, the counter operates as a five stage ring oscillator for seven clock edges. On the eighth edge, feed forward circuitry forces the last three stages to change states simultaneously.

REFERENCES:
patent: 4193037 (1980-03-01), Kyu
patent: 4389728 (1983-06-01), Tsuzuki
patent: 4390960 (1983-06-01), Yamashita et al.
patent: 4394769 (1983-07-01), Lull
patent: 4606059 (1986-08-01), Uida
patent: 4696020 (1987-09-01), Carlach

Affiliated with

Also associated with

Rating

High speed prescaler does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed prescaler, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed prescaler will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1595328