Clock disabling circuit

Details Clock disabling circuit Clock disabling circuit

1989-07-21

1989-12-26

Zache, Raulfe B.

Boots, shoes, and leggings

364934, 3649341, 36493471, 3649648, 3649647, G06F 900

Patent

active

048902543

ABSTRACT:
In a communications system (10), data is transferred from a physical interface section (64) and two processors, a receive processor (66) and a transmit processor (68). The data is transferred from the physical interface (64) to the receive processor (66) through a receive fifo (112). Data is transferred from the transmit processor (68) to the physical interface (64) through a transmit fifo (110). To prevent the transmit processor (68) and the receive processor (66) from processing data faster than the physical interface (64), clock disabling circuits (1030 and 1032) are utilized wherein the system clock (1033) to the receive processor (66) will be disabled when both the receive fifo (112) is empty and the current instruction performs a read from the receive fifo (112). The system clock (1050) to the transmit processor (68) will be disabled when both the transmit fifo (110) is full and the current instruction executes a write to the transmit fifo.

REFERENCES:
patent: 3400372 (1968-09-01), Beausoleil et al.
patent: 3573851 (1971-04-01), Watson et al.
patent: 3676846 (1972-07-01), Busch
patent: 4065862 (1978-01-01), Meyer
patent: 4149238 (1979-04-01), James et al.
patent: 4205373 (1980-05-01), Shah et al.
patent: 4228499 (1980-10-01), Springolo et al.
patent: 4261035 (1981-04-01), Raymond
patent: 4365296 (1982-12-01), Ulmer
patent: 4388683 (1983-06-01), Beifuss et al.
patent: 4419728 (1983-12-01), Larson
patent: 4428042 (1984-01-01), Niethhamer et al.
patent: 4442502 (1984-04-01), Friend et al.
patent: 4453211 (1984-06-01), Askinazi et al.
patent: 4486854 (1984-12-01), Yuni
patent: 4511969 (1985-04-01), Koenig et al.
patent: 4564900 (1986-01-01), Smitt
"R8071 ISDN/DMI Link Layer Controller", Document No. 29300N18, Rockwell, Sep., 1986.
"R8070 T1/CEPT PCM Transceiver", Document No. 29300N14, Rockwell, Rev. 1, Jun., 1986.
"T7110 Synchronous Protocol Data Formatter with Serial Interface", AT&T, Jul., 1986.
"AN-10 Digital Multiplexed Interface Implementation", AT&T, Jan., 1985.

Affiliated with

Also associated with

Rating

Clock disabling circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock disabling circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock disabling circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1580732