High performance superscalar microprocessor including a common r

Details High performance superscalar microprocessor including a common r High performance superscalar microprocessor including a common r

1995-07-10

1997-07-22

Kim, Kenneth S.

395306, 395391, 395393, 395474, G06F 15167

Patent

active

056511256

ABSTRACT:
A superscalar microprocessor is provided which includes a integer functional unit and a floating point functional unit that share a high performance main data processing bus. The integer unit and the floating point unit also share a common reorder buffer, register file, branch prediction unit and load/store unit which all reside on the same main data processing bus. Instruction and data caches are coupled to a main memory via an internal address data bus which handles communications therebetween. An instruction decoder is coupled to the instruction cache and is capable of decoding multiple instructions per microprocessor cycle. Instructions are dispatched from the decoder in speculative order, issued out-of-order and completed out-of-order. Instructions are retired from the reorder buffer to the register file in-order. The functional units of the microprocessor desirably accommodate operands exhibiting multiple data widths. High performance and efficient use of the microprocessor die size are achieved by the sharing architecture of the disclosed superscalar microprocessor.

REFERENCES:
patent: 3781808 (1973-12-01), Ahearn et al.
patent: 4044338 (1977-08-01), Wolf
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4807115 (1989-02-01), Torng
patent: 4926322 (1990-05-01), Stimac et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 4940908 (1990-07-01), Tran
patent: 4992934 (1991-02-01), Portanova et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5056006 (1991-10-01), Acharya et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5077692 (1991-12-01), McMinn
patent: 5095458 (1992-03-01), Lynch et al.
patent: 5128888 (1992-07-01), Tamura et al.
patent: 5128891 (1992-07-01), Lynch et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5155816 (1992-10-01), Kohn
patent: 5155817 (1992-10-01), Kishigami et al.
patent: 5155820 (1992-10-01), Gibson
patent: 5157780 (1992-10-01), Stewart et al.
patent: 5185868 (1993-02-01), Tran
patent: 5206828 (1993-04-01), Shah et al.
patent: 5222230 (1993-06-01), Gill et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5237700 (1993-08-01), Johnson et al.
patent: 5247644 (1993-09-01), Johnson et al.
patent: 5251306 (1993-10-01), Tran
patent: 5390355 (1995-02-01), Horst
patent: 5454117 (1995-09-01), Puziol et al.
patent: 5465373 (1995-11-01), Kahle et al.
patent: 5467473 (1995-11-01), Kahle et al.
patent: 5471593 (1995-11-01), Branigin
Johnson, Mike, "Superscalar Microprocessor Design," Prentice Hall, 1991 (Group 2300 Library: TK 7895 .M5 J64 1991).
R. M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units.sup.1, Part 2 Regions of Computer Space, Section 3 Concurrency: Single-Processor System", IBM Journal, vol. 11, Jan. 1967, pp. 293-305.
D. W. Anderson, F. J. Sparacio, F. M. Tomasulo, "The IBM System/360 Model 91: Machine Philosophy and Instruction-handling.sup.1, Chapter 18, Part 2 Regions of Computer Space, Section 3 Concurrency: Single-Processor System", IBM Journal, vol. 11, Jan. 1967, pp. 276-292.
Toyohiko Yoshida, "The Approach to Multiple Instruction Execution in the GMICRO/400 Processor", .COPYRGT.1991, pp. 185-195.
Val Popescu, et al., "The Metaflow Architecture", IEEE Micro, Jun. 1991, vol. 11, No. 3, pp. 10-13, 63-73.
Brian Case, "AMD Unveils First Superscalar 29K Core", Microprocessor Report, Oct. 24, 1994, pp. 23-26.
Michael Slater, "AMD's K5 Designed to Outrun Pentium", Microprocessor Report, Oct. 24, 1994, pp. 1, 6-11.
Gurdindar S. Sohi, "Instruction Issue Logic for High-Performance Interruptible, Multiple Functional Unit, Pipelined Computers", IEEE Transactions on Computers, vol. 39, No. 3, 0.COPYRGT.1990, pp. 349-359.
Bruce D. Lightner and Gene Hill, "The Metaflow Lightning Chipset", IEEE Proceedings ConpCom Spring '91, Feb., 1991, pp. 13-18.
R.M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units", IBM Journal, Jan. 1967, vol. 11, pp. 25-32.
U.S. Patent Application Serial No. 07/929,770 filed Apr. 12, 1992 entitled "Instruction Decoder And Superscalar Processor Utilizing Same"--David B. Witt and William M. Johnson.

Affiliated with

Also associated with

Rating

High performance superscalar microprocessor including a common r does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High performance superscalar microprocessor including a common r, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance superscalar microprocessor including a common r will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1565963