Excavating
Patent
1996-05-17
1997-07-22
Canney, Vincent P.
Excavating
G06F 1100
Patent
active
056510144
ABSTRACT:
A rate generator circuit for generating test signals whose timings vary in a pulse by pulse basis for testing semiconductor devices includes: a reference clock to determine a basic operational timing of the semiconductor test system; a pattern generator which stores rate data indicating timings of each pulse for the test signals for reading out a plurality of the rate data in parallel in synchronism with a system clock; a temporary storage for temporary storing and transferring the plurality of rate data; a timing generator for generating a plurality of sets of a timing pulse and timing data, each of the rate data being a combination of a coarse timing and a fine timing, at least one set of the timing pulse and the timing data is produced based on a sum of all of the plurality of the rate data and a fine timing of a previous cycle of the system clock, and each of the other sets of the timing pulse and the timing data is produced based on corresponding one of the plurality of the rate data and the fine timing of the previous cycle; and a waveform generator for adding a delay time indicated by the timing data to corresponding one of the timing pulse and converting the plurality of the timing pulses provided with the delay times into a series signal.
REFERENCES:
patent: 5406132 (1995-04-01), Housako
Advantest Corporation
Canney Vincent P.
LandOfFree
Rate generator circuit for semiconductor test system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Rate generator circuit for semiconductor test system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Rate generator circuit for semiconductor test system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1564894