Method of forming contact areas between vertical conductors

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437195, 437919, 437984, H01L 218242

Patent

active

054880114

ABSTRACT:
A method of forming a contact area between two vertical structures. A first layer of material conforming to an extending between vertical sidewalls is covered with a mask layer. The mask layer is patterned and etched to remove the horizontal region of the mask layer between the vertical sidewalls, thereby exposing the first layer of material at the desired location of the contact area, while retaining at least a portion of the vertical regions of the mask layer. Using the remaining vertical regions of the mask layer as etch mask, the exposed portions of the first layer are then etched away to form the contact area. Another aspect of the invention provides a method of making a DRAM that utilizes a capacitor insulating layer over the capacitor second conductor (or cell poly) to self-align the bit line contact to the capacitor second conductor. In accordance with this aspect of the invention, a capacitor is formed over a semiconductor wafer. The capacitor includes a first conductor, a dielectric layer on the first conductor and a second conductor on the dielectric layer. A capacitor insulating layer is formed on the second conductor. The capacitor insulating layer is patterned and etched to expose portions of the second conductor at the desired location of the bit line contact. Then, using the capacitor insulating layer as a hard mask, the exposed portions of the second conductor are etched away in the area in which the bit line contact will subsequently be formed.

REFERENCES:
patent: 5219793 (1993-06-01), Cooper et al.
patent: 5275972 (1994-01-01), Ogawa et al.
patent: 5292677 (1994-03-01), Dennison
Two-Step Deposited Rugged Surface (TDRS) Storage Node and Self-Aligned Bitline-Contact Penetrating Cell Plate (SAB-PEC) for 64 Mb DRAM STC Cell by H. Itoh et al. in IEEE 1991 Symposium on VLSI Technology, pp. 9-10.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of forming contact areas between vertical conductors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming contact areas between vertical conductors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming contact areas between vertical conductors will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-156485

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.