Fishing – trapping – and vermin destroying
Patent
1992-10-30
1997-07-22
Fourson, George
Fishing, trapping, and vermin destroying
4374165, 437 44, H01L 218234
Patent
active
056503423
ABSTRACT:
A field effect transistor comprises a semiconductor substrate having a main surface and a predetermined impurity concentration of a first conductivity type, impurity layers of a second conductivity type formed spaced apart at the main surface of the semiconductor substrate, and a shaped conductive layer serving as a gate electrode. The impurity layers constitute source.drain regions, and a region between the impurity layers defines a channel region in the main surface. The shaped conductive layer is formed on the channel region with an insulating film therebetween. The shaped conductive layer has an upper portion and a lower portion wherein the upper portion is longer than the lower portion and the length of the lower portion adjacent the insulating film is substantially equal to or shorter than the length of the channel region at the main surface. Additionally, the upper and lower portions of the shaped conductive layer are formed of the same base composition.
REFERENCES:
patent: 4417385 (1983-11-01), Temple
patent: 4419810 (1983-12-01), Riseman
patent: 4430792 (1984-02-01), Temple
patent: 4476482 (1984-10-01), Scott
patent: 4745086 (1988-05-01), Parrillo et al.
patent: 4795716 (1989-01-01), Yilmaz et al.
patent: 4839304 (1989-06-01), Morikawa
patent: 4845046 (1989-07-01), Shimbo
patent: 4845534 (1989-07-01), Fukuta
patent: 4845545 (1989-07-01), Fukuta
patent: 4859618 (1989-08-01), Shikata et al.
patent: 4907048 (1990-03-01), Huang
patent: 4908327 (1990-03-01), Chapman
patent: 4963504 (1990-10-01), Huang
patent: 4978626 (1990-12-01), Poon et al.
patent: 5089863 (1992-02-01), Satoh et al.
patent: 5272100 (1993-12-01), Satoh et al.
patent: 5286340 (1994-02-01), Yates, Jr. et al.
Wolf, "Silicon Processing for the VLSI Era, vol. II: Process Integration", Jun. 1990, pp. 305-307.
Komiya et al, "Microfabrication Technique by Gas Plasma Etching Method", Japanese J. Of Applied Physics, vol. 15 (1976), p. 19.
Microfabrication Technique by Gas Plasma Etching Method, Hiroyoshi Komiya, et al., Japanese J. of Applied Physics, vol. 15 (1976), pp. 19-24.
Eimori Takahisa
Ozaki Hiroji
Satoh Shin-ichi
Booth Richard A.
Fourson George
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Method of making a field effect transistor with a T shaped polys does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a field effect transistor with a T shaped polys, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a field effect transistor with a T shaped polys will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1559649