Static information storage and retrieval – Floating gate – Particular biasing
Patent
1996-10-01
1997-10-14
Nguyen, Tan T.
Static information storage and retrieval
Floating gate
Particular biasing
36518529, 36518907, G11C 2900
Patent
active
056778791
ABSTRACT:
A method for verifying the status of selected nonvolatile memory cells of an integrated memory circuit, such as during a memory erase or programming operation, and an integrated nonvolatile memory circuit including circuitry for performing this verification method. Preferably, the invention employs simple logic circuitry including a flip-flop to assert successful verification data only in response to a continuous validity of a verification signal throughout a sampling period, thereby avoiding false assertion of successful verification data. The sampling period is preferably longer than the expected duration of fluctuations due to noise in the verification signal. During the sampling period of a verification operation, the logic circuitry receives a raw verification signal indicative of the instantaneous relation between a measured threshold voltage of a selected memory cell and a reference voltage. The raw verification signal is valid if the threshold voltage has a desired relation to the reference voltage at an instant of time. The flip-flop remains in a first state while the raw verification signal is valid, but enters a second state in response to the raw verification signal going invalid and remains in the second state for the rest of the sampling period. An output signal from the logic circuitry indicates the state of the flip-flop at the end of the sampling period. A level of the output signal indicating that the flip-flop is in the first state at the end of the sampling period is interpreted as successful verification data.
REFERENCES:
patent: 5335198 (1994-08-01), Van Buskirk et al.
patent: 5386388 (1995-01-01), Atwood et al.
patent: 5386422 (1995-01-01), Endoh et al.
patent: 5400287 (1995-03-01), Fuchigami
patent: 5408433 (1995-04-01), Hashimoto
patent: 5568426 (1996-10-01), Roohparvar et al.
Briner Michael S.
Roohparvar Fariborz F.
Micron Quantum Devices Inc.
Nguyen Tan T.
LandOfFree
Method and apparatus for performing memory cell verification on does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing memory cell verification on , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing memory cell verification on will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1559645