Method and system for validating a memory window in system addre

Details Method and system for validating a memory window in system addre Method and system for validating a memory window in system addre

1995-03-29

1997-06-24

Beausoliel, Jr., Robert W.

395284, G06F 1134

Patent

active

056424817

ABSTRACT:
The present invention provides a system and method for validating system address space for adapter cards having an information structure of a predefined format. Validation is accomplished by verifying the predefined format of the information structure via a memory window. Because verification is conducted via a memory window, it is only successful when the address space of the memory window is free of control by other components of the computer that would otherwise have interfered with verification. Thus, only a memory window that is suitable for adapter card allocation is validated.

REFERENCES:
patent: 4905182 (1990-02-01), Fitch et al.
patent: 4931923 (1990-06-01), Fitch et al.
patent: 5056060 (1991-10-01), Fitch et al.
patent: 5161102 (1992-11-01), Griffin et al.
patent: 5371892 (1994-12-01), Petersen et al.
patent: 5448710 (1995-09-01), Liu
patent: 5450570 (1995-09-01), Richek et al.
patent: 5497490 (1996-03-01), Harada et al.
patent: 5519851 (1996-05-01), Bender et al.
patent: 5530858 (1996-06-01), Stanley et al.
patent: 5553245 (1996-09-01), Su et al.

Affiliated with

Also associated with

Rating

Method and system for validating a memory window in system addre does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for validating a memory window in system addre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for validating a memory window in system addre will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-155338